

DESIGN, SYNTHESIS, AND SIMULATION

Debaprasad Das<br>Professor and Head Department of Electronics and Communication Engineering<br>Assam University<br>Silchar

## OXFORD

UNIVERSITY PRESS

## OXFORD <br> UNIVERSITY PRESS

Oxford University Press is a department of the University of Oxford. It furthers the University's objective of excellence in research, scholarship, and education by publishing worldwide. Oxford is a registered trademark of Oxford University Press in the UK and in certain other countries.

Published in India by Oxford University Press
Ground Floor, 2/11, Ansari Road, Daryaganj, New Delhi 110002, India
© Oxford University Press 2018
The moral rights of the author/s have been asserted.
First published in 2018
All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, without the prior permission in writing of Oxford University Press, or as expressly permitted by law, by licence, or under terms agreed with the appropriate reprographics rights organization. Enquiries concerning reproduction outside the scope of the above should be sent to the Rights Department, Oxford University Press, at the address above.

You must not circulate this work in any other form and you must impose this same condition on any acquirer.

ISBN-13: 978-0-19-809329-9
ISBN-10: 0-19-809329-2
Typeset in AGaramondPro-Regular
by MacroTex Solutions, Chennai
Printed in India by Magic International (P) Ltd., Greater Noida

## Cover image: VLADGRIN / Shutterstock

Third-party website addresses mentioned in this book are provided by Oxford University Press in good faith and for information only. Oxford University Press disclaims any responsibility for the material contained therein.

## Features of

Example 11.8. Write a VHDL testbench program to read the input bit patterns from a file "fa2.vec" and generate the input waveforms, simulate the design and write the simulated input/ outputs into another file "fa2.out".
library ieee, std;
use ieee.std_logic_1164.all;
use ieee.std_logic_textio.all;
use std.textio.all;

| $\square \mathrm{fa} 2$ - Notepad |  |  |
| :---: | :---: | :---: |
| File Edit Format View Help |  |  |
| Simulation results of | fu71-adder: |  |
| Inputs | Simulated outputs | Expected outputs |
| Time A B C | Cout Sum | Cout Sum |
| Time $=0 \mathrm{~ns} \quad 0000$ | 0 | 0 |
| Time $=10 \mathrm{~ns} \quad 0000$ | $0 \quad 0$ | $0 \quad 0$ |
| Time $=20$ ns 001 | $0 \quad 1$ | $0 \quad 1$ |
| Time $=30 \mathrm{~ns} \quad 010$ | $0 \quad 1$ | 01 |
| Time $=40 \mathrm{~ns} \quad 011$ | 10 | 10 |
| Time $=50 \mathrm{~ns} 100$ | 01 | 01 |
| Time $=60 \mathrm{~ns} \quad 1001$ | 10 | 10 |
| Time $=70 \mathrm{~ns} 110$ | 10 | 10 |
| Time $=80 \mathrm{~ns} \quad 111$ | 11 | $1 \quad 1$ |
| Time $=90$ ns 000 | 00 | 01 |
| Time $=100 \mathrm{~ns} 001$ | 01 | 01 |
| Time $=110 \mathrm{~ns} 010$ | 01 | 01 |

FIGURE 11.10 Content of fa2.out file

## Solved Examples

The book comprises various solved examples to provide readers with a deep understanding of the concepts discussed in the chapters.

## Appendices

Appendices $\mathrm{A}, \mathrm{B}, \mathrm{C}$, and D are provided at the end of the book for readers to gain additional knowledge. Appendix A discusses design with Xilinx FPGA, B covers lab exercises, C consists of some mini projects, and D includes versions of VHDL-87 and 93 .

Material based on or adapted from figures and text owned by Xilinx, Inc., courtesy of Xilinx, Inc. © Copyright Xilinx [2018].

Appendix A: Design with Xilinx FPGA

Appendix B: Lab Exercises
Appendix C: Mini Projects

## Appendix D: Versions VHDL: 87 and 93

C. 1 BA

EXAMP

## Solution

library
use iee
-
entity
ort package STANDARD is

## the Book

TABLE 19.1 Memory capacity and required address bits


FIGURE 19.1 Block diagram of a microprocessor system

## Illustrations

Each chapter includes figures and tables supporting text for readers to get better understanding of the concepts.

## Chapter-end Exercises

The book covers enough chapter-end exercises, such as fill in the blanks, multiple choice questions, true or false, short-answer type questions, and long-answer type questions for readers to test their knowledge.


## SUMMARY

1. Verification is the process of checking the circuit while it is being designed.
2. Cost of testing increases exponentially as moved from the wafer level to the field level.
3. The faults in ICs are due to manufacturing defects of ICs. These are modeled to identify different types of fault.
4. The most popular fault models are stuck-at-1 and stuck-at-0 faults.
5. Scan test uses scan flip-flop has a other than normal input. When be scanned, scan input is selected.
6. Boundary scan test is used to tes the board level.
7. Built-in self-test introduces extra chip for testing purpose.
8. Yield is the ratio of defect-free $c$ total number of chips manufactu

## Preface

VHDL is a hardware description language that is extensively used for design, synthesis, and simulation of digital logic circuits. The language is different from other programming languages in that it supports the most important feature of concurrent statements. In normal programming languages, the statements are executed sequentially, however, in VHDL the statements can be executed concurrently. VHDL is very popular in both academics as well as industry.

VHDL is a case insensitive language. It has a syntax and certain keywords similar to other programming languages, and can support different data types and data objects. It also supports different modelling stylesdataflow, behavioural, structural, and mixed. These modelling styles are provided in order to support the different levels of hardware abstraction.

I have always thought that there should be a book on VHDL in which the purpose of the book will not be just to learn the language but to learn how to design using VHDL. Therefore, I have designed the book from the perspective of digital design techniques.

After going through the basics of writing codes in VHDL, students will be able to design efficient programs too since the book has a lot of programming examples and exercises. The students will also develop a basic understanding about digital logic circuits and the concepts of hardware design.

## ABOUT THE BOOK

VHDL: Design, Synthesis, and Simulation is designed as a textbook for undergraduate students of electronics and communication engineering, computer science and engineering, and information technology, as well as postgraduate students of computer applications. It will also help the students of allied engineering disciplines. The objective of the book is to introduce the concepts of digital logic design, and then help students apply these concepts in VHDL programs and develop applications for real world problems. Starting with basic logic gates, the book explains how to design logic circuits up to the complexity of a central processing unit. This will help students to get used to the techniques and applications of VHDL. After discussing digital logic circuits, the book then elucidates the basics of hardware description language. It is also useful as a reference and resource to professional hardware designers working on VHDL and other similar languages.

It explains the primary and basic constructs, data objects, data types, operators, various modelling styles and different statements, functions, procedures, attributes, and configurations in subsequent chapters. Different modelling styles are presented with the concepts on how to choose and when to use which modelling style. Different types of statements are discussed with suitable examples so that the students understand the applicability of the statements for different applications. Delay modelling is presented for gate delay and interconnect delay. Verification of logic circuits and testing methodologies are discussed. Numerous design examples including memory, finite state machines, arithmetic logic unit (ALU), and microcontroller are provided to explain the design concepts behind developing systems with higher complexity. Design with programmable logic devices, field programmable gate array, and complex programmable logic device are included so that students can understand the concepts of system level realization. Writing testbench programs is explained in a separate chapter with a variety of approaches for developing testbench programs for testing the digital logic circuits. A separate chapter
on Verilog HDL is provided at the end to help students port already written VHDL programs for a system into Verilog programs, if the situation demands so.

In order to further improve the understanding of the subject, numerous objective and subjective type questions, and programming exercises are provided at the end of each chapter.

## KEY FEATURES

- Simple and lucid explanations for basic concepts of digital logic design using illustrations and examples for easy understanding
- A lot of compiled and tested programs along with their outputs to help students improve their programming skills
- Case studies within the text to demonstrate the implementation of the concepts learnt in various chapters
- Numerous chapter-end exercises including fill in the blanks, true/false, multiple choice questions with answers, short-answer type questions, and long-answer type questions for self-check and practice
- Point-wise summary at the end of each chapter and Glossary of key terms at the end of the book to help students quickly revise the important concepts


## ORGANIZATION OF THE BOOK

The book is divided into 21 chapters and 4 appendices.
Chapter 1 provides an introduction to digital logic design. For a brief recapitulation of the students, the Boolean algebra, basic logic gates, and different combinational and sequential logic circuits are discussed. After that the finite state machines, memory, and control logic are discussed. Finally, the basics of algorithmic state machine is also explained in the chapter.

Chapter 2 is the introduction to VHDL language. It starts with the historical background of development of VHDL followed by basic language syntax. Then it presents data objects, data types, and operators supported by the language. Different hardware modelling styles are discussed next. Various statements such as concurrent statements, sequential statements, different control and looping statements, signal and variable assignments, block statement, etc. are discussed in this chapter.
Chapter 3 deals with the dataflow modelling of the digital logic circuits. After introduction, it presents dataflow modelling of basic logic gates, followed by different combinational logic circuits. It also presents dataflow modelling using block statements. Finally, dataflow modelling of multiplier and divider is presented.
Chapter 4 deals with behavioural modelling. The concept of behavioural modelling with the help of sequential statements is presented in this chapter. Starting with combinational logic circuits, the sequential logic circuits such as shift registers, counters, and memory design using behavioural modelling is explained with suitable examples. The chapter ends with the design of ALU and traffic light controller example.
Chapter 5 presents the structural modelling of digital logic circuits. It discusses the hierarchical description using component declaration and instantiation. Logic circuits at a higher level such as adder, subtractor, multiplier, shift register, barrel shifter are discussed. Design of bigger size multiplexer/decoder using smaller size multiplexer/ decoder is presented at the end.
Chapter 6 discusses the mixed modelling style which is a combination of dataflow, behavioural, and structural modelling styles. Several examples of mixed modelling styles are presented to explain the necessity of such a style.

Chapter 7 deals with concurrent statements. It presents block statement, process statement, procedural call statement, signal assignment statement, assertion statement, component instantiation statement, and generate statement with suitable examples.

Chapter 8 deals with sequential statements. It presents wait statement, report statement, different types of signal assignment statements, and different types of variable assignment statements, if, case, loop, exit, next, return, and null statements.

Chapter 9 introduces the advanced features of VHDL. It discusses several attributes, group, configuration, subprogram, procedure, operator overloading, alias declaration, signatures, guarded signal, and qualified expression.

Chapter 10 presents the design of ALU. It first illustrates the concept with the help of 1-bit ALU, then it discusses the behavioural design of 16-bit ALU followed by structural design of ALU. Each of the individual blocks is designed first and finally, the blocks are integrated to design the ALU.
Chapter 11 elucidates on model simulation. After all these chapters, the students must learn how to verify the functionality of the design. It introduces the concept of testbench and then generation of input stimulus using different schemes. It also presents how to check the outputs. Different types of testbench are presented with examples. Finally, it discusses event driven simulation and cycle based simulation techniques.
Chapter 12 introduces delay modelling in VHDL. It explains the two kinds of delay in digital circuits- delay associated with logic gates called delay, and delay associated with interconnects/wires called interconnect delay. The chapter presents how effectively these two kinds of delay can be modelled in VHDL. Finally, the setup and hold time checks of a sequential element are also discussed.
Chapter 13 introduces the concepts of verification and testing of digital logic circuits. Several verification methods such as simulation, formal verification, and static timing analysis have been discussed. Next the testing of logic circuits, fault models, different testing techniques, and algorithms are presented in this chapter.

Chapter 14 is about synthesis of digital logic circuits. It is basically to explain the process of implementing the design on a FPGA chip. The examples of different synthesis illustrate the idea behind the allocation of resources available in FPGA system. Different constraints used for synthesis are also discussed.

Chapter 15 presents placement and routing techniques. When design is synthesized, it is then mapped to the available logic blocks and then routing is done to make the interconnections between the logic blocks. Different placement and routing algorithms are explained in this chapter.
Chapter 16 elucidates the file handling features of VHDL. It explains how to declare a file, and open and close a file. The reading and writing procedures are explained with suitable examples. File handling capability is mainly useful for writing testbench programs.

Chapter 17 is all about floating point arithmetic. It explains different number system representations and then how to represent floating point numbers. The operations such as addition and multiplication with floating point numbers are discussed with suitable examples.

Chapter 18 discusses the basics of programmable logic devices such as PLD, SPLD, CPLD, and FPGA. It explains the architecture of basic FPGA and CPLD devices. Finally, it describes the process of FPGA based digital design.

Chapter 19 discusses the modelling of memory and bus. Different types of memories such as ROM, RAM, SRAM, DRAM, and Dual port RAM are discussed. The concept of buses and modelling of buses is discussed with suitable examples.

Chapter 20 presents several design examples. It starts with different types of multiplier, followed by divider, then memory, and state machines. The concept of microprogramming, UART design, design of microcontroller, and finally a vending machine are explained with VHDL programs.

Chapter 21 is the last chapter of the book and explains Verilog. Verilog is another hardware description language (HDL). To give the students a flavour of the language, basic features of Verilog, different types of modelling and statements, and a few examples are provided.

The four appendices namely, Appendix $\boldsymbol{A}$ discusses the design with Xilinx FPGA, Appendix $\boldsymbol{B}$ includes some laboratory exercises, Appendix $C$ provides a few mini projects, and Appendix $\boldsymbol{D}$ covers versions of VHDL: 87 and 93 .

## ONLINE RESOURCES

To help teachers and students, the book is accompanied with the following online resources that are available at http://oupinheonline.com/book/das-VHDL/9780198093299:

## For Faculty

- Chapter-wise PPTs
- Chapter-wise solutions for select problems

For Students

- Some important codes from different chapters


## ACKNOWLEDGMENTS

I am blessed to have great teachers during my undergraduate and postgraduate studies from Contai P. K. College, Institute of Radiophysics and Electronics, Jadavpur University, and Indian Institute of Engineering Science and Technology (formerly Bengal Engineering and Science University), Shibpur, who have always been a great inspiration in my life. I am also fortunate to have had great colleagues while working in Texas Instruments, Bangalore and Meghnad Saha Institute of Technology, Kolkata, who were always supportive of my decisions. It is my pleasure to express my heartfelt indebtedness to all of them.

The writing of this textbook was a challenging task for which a lot of help was required from many people. Fortunately, I have had the fine support of my family, friends, and fellow members of the teaching and nonteaching staff at the Triguna Sen School of Technology, Assam University, Silchar.

I pay my tribute to my parents, Smt. Pratima Das and (Late) Sri Birendranath Das, who were a source of abiding inspiration and divine blessings for me. I am especially thankful to my wife, Joyita, and my loving daughters Adrija and Adrisha, who have been very patient and cooperative in letting me realize my dreams. My sincere thanks to all my dear students, friends, and all well-wishers, for their inspiration in writing this book.

Last but not the least, I thank the editorial team at Oxford University Press, India for their help and support.
Your comments and suggestions for the improvement of the book are welcome. You can connect with me at dasdebaprasad@yahoo.co.in.

Debaprasad Das

## Brief Contents

Preface ..... vii
Features of the Book ..... iv
Detailed Contents ..... $x i i$

1. Introduction to Digital Logic Design ..... 1
2. Introduction to VHDL ..... 77
3. Dataflow Modeling ..... 114
4. Behavioral Modeling ..... 141
5. Structural Modeling ..... 161
6. Mixed Modeling ..... 192
7. Concurrent Statements ..... 202
8. Sequential Statements ..... 215
9. Advanced VHDL ..... 228
10. Arithmetic Logic Unit Design ..... 273
11. Model Simulation ..... 298
12. Delay Modeling ..... 322
13. Verification and Testing ..... 344
14. Synthesis ..... 370
15. Place and Route ..... 396
16. File I/O ..... 402
17. Floating-point Arithmetic ..... 415
18. Design with FPGA and CPLD ..... 426
19. Memories and Buses ..... 437
20. Design Examples ..... 454
21. Introduction to Verilog ..... 510
Appendix A: Design with Xilinx FPGA ..... 539
Appendix B: Lab Exercises ..... 554
Appendix C: Mini Projects ..... 565
Appendix D: Versions of VHDL: 87 and 93 ..... 576
References ..... 583
Index ..... 585

## Detailed Contents

Preface vii<br>Features of the Book iv<br>Brief Contents xi

## 1. Introduction to Digital Logic Design 1

1.1 Introduction

1
1.2 Boolean Algebra 3
1.2.1 Boolean Theorems 3
1.3 Basic Logic Gates 3
1.3.1 NOT Gate 4
1.3.2 AND Gate 4
1.3.3 OR Gate 5
1.3.4 XOR Gate 5
1.3.5 NAND Gate 6
1.3.6 NOR Gate 7
1.3.7 XNOR Gate 7
1.3.8 Universal Gates 8
1.3.9 AND-OR-INVERT (AOI) Gate 11
1.3.10 OR-AND-INVERT (OAI) Gate 11
1.3.11 Buffer Gate 11
1.3.12 Tri-state Logic Gate 12
1.3.13 Multi-bit Tri-state Buffer 13
1.3.14 Bus 14
1.3.15 Bus Holder Circuit 14
1.3.16 Bidirectional Buffer 15
1.4 Combinational Logic Circuits 15
1.4.1 Half-adder 16
1.4.2 Full-adder 16
1.4.3 Full-adder using Half-adders 17
1.4.4 n-Bit Serial Adder 18
1.4.5 n-Bit Parallel Adder 18
1.4.6 Carry Look-ahead Adder 19
1.4.7 Subtractor 20
1.4.8 Half-subtractor 21
1.4.9 Full-subtractor 22
1.4.10 Adder/Subtractor Circuit 23
1.4.11 Multiplexer 24
1.4.12 Demultiplexer 28
1.4.13 Decoder 29
1.4.14 Encoder 30
1.4.15 Comparator 31
1.4.16 Code Converter 33
1.4.17 Parity Generator and Checker 34
1.4.18 Array Multiplier 36
1.4.19 Programmable Logic Device 37
1.4.20 Sequential PLD 42
1.4.21 Keypad Scanner 43
1.4.22 Features of PLD 45
1.4.23 One/Zero Detector 45
1.4.24 Barrel Shifter 45
1.5 Sequential Logic Circuits 46
1.5.1 SR Flip-flop 47
1.5.2 SR Flip-flop with Clock Input 48
1.5.3 JK Flip-Flop 49
1.5.4 Master-slave Flip-flop 50
1.5.5 D Flip-flop 50
1.5.6 T Flip-flop 51
1.5.7 Flip-flop Characteristics 51
1.5.8 Registers 52
1.5.9 Shift Register 52
1.5.10 SISO Shift Register 53
1.5.11 PISO Shift Register 53
1.5.12 PIPO Shift Register 54
1.5.13 SIPO Shift Register 54
1.5.14 Counters 54
1.5.15 Asynchronous/Ripple Counter 55
1.5.16 Synchronous Counter 56
1.6 Finite-State Machine 57
1.6.1 Example of FSM 57
1.6.2 Design of an FSM 59
1.6.3 State Reduction 61
1.6.4 State Encoding 63
1.6.5 State Assignment ..... 64
1.6.6 Moore Machine ..... 64
1.6.7 Mealy Machine ..... 64
1.7 Memory ..... 65
1.7.1 Units of Memory ..... 65
1.7.2 Architecture of Memory ..... 65
1.7.3 Types of Memories ..... 66
1.8 Control Logic Circuits ..... 66
1.9 Algorithmic State Machine ..... 67
1.9.1 State Diagram vs. ASM Chart ..... 68
1.9.2 Realization of ASM Chart ..... 68
1.9.3 Linked State Machine ..... 69
2. Introduction to VHDL ..... 77
2.1 Introduction ..... 77
2.2 Historical Background ..... 77
2.3 Introduction to VHDL ..... 78
2.3.1 Entity ..... 78
2.3.2 Architecture ..... 79
2.4 Basic Language Syntax ..... 79
2.4.1 Comments ..... 79
2.4.2 Identifiers ..... 79
2.4.3 Keywords ..... 80
2.5 Data Objects ..... 81
2.5.1 Syntax for Data Objects ..... 81
2.5.2 Signal Data Objects ..... 81
2.5.3 Constant Data Objects ..... 82
2.5.4 Variable Data Objects ..... 82
2.5.5 File Data Objects ..... 82
2.5.6 Other Data Objects 82
2.6 Data Object Values ..... 83
2.7 Data Types ..... 83
2.7.1 Bit and Bit_Vector Types ..... 83
2.7.2 STD_LOGIC and STD_LOGIC_ VECTOR Types ..... 84
2.7.3 STD_ULOGIC Type 84
2.7.4 SIGNED and UNSIGNED Types ..... 84
2.7.5 Integer Type ..... 85
2.7.6 Boolean Type ..... 85
2.7.7 Enumeration Type ..... 85
2.7.8 Floating Point Type ..... 85
2.7.9 Physical Types ..... 86
2.7.10 Array Type ..... 86
2.7.11 File Type ..... 87
2.7.12 Access Type ..... 87
2.7.13 Record Type ..... 87
2.7.14 Subtype ..... 87
2.8 Operators in VHDL ..... 88
2.8.1 Logical Operators ..... 88
2.8.2 Adding Operators ..... 88
2.8.3 Shift Operators ..... 89
2.8.4 Relational Operators ..... 90
2.8.5 Multiplying Operators ..... 90
2.8.6 Sign Operators ..... 91
2.8.7 Miscellaneous Operators ..... 91
2.8.8 Operator Precedence ..... 91
2.9 Hardware Modeling ..... 92
2.9.1 Entity Declaration ..... 92
2.9.2 Architecture Body ..... 93
2.9.3 Configuration Declaration ..... 93
2.9.4 Package Declaration ..... 96
2.9.5 Package Body ..... 96
2.10 Attributes ..... 96
2.10.1 Predefined Attributes ..... 97
2.10.2 User-defined Attributes ..... 97
2.11 Statements in VHDL ..... 97
2.11.1 Signal Assignment Statements ..... 97
2.11.2 Variable Assignment Statement ..... 97
2.11.3 Wait Statement ..... 98
2.12 Component Declaration ..... 98
2.13 Component Instantiation ..... 98
2.14 Generic Declarations ..... 99
2.15 Concurrent Statements ..... 100
2.15.1 Concurrent Signal Assignment Statement ..... 100
2.15.2 Conditional Signal Assignment Statement ..... 100
2.15.3 Selected Signal Assignment Statement ..... 100
2.15.4 Block Statement ..... 101
2.15.5 Concurrent Assertion Statement ..... 101
2.16 Sequential Statements ..... 101
2.16.1 Process Statement ..... 101
2.16.2 ifStatement ..... 102
2.16.3 Case Statement ..... 102
2.16.4 Generate Statement ..... 104
2.16.5 if-generate Statement ..... 106
2.16.6 Select Statement ..... 107
2.16.7 Loop Statement ..... 108
2.16.8 Exit Statement ..... 109
2.16.9 Next Statement ..... 109
2.16.10 Assertion Statement ..... 110
2.16.11 Report Statement ..... 110
2.16.12 NULL Statement ..... 110
2.17 Library ..... 110
2.18 Package ..... 111
2.19 Using Library and Package in VHDL ..... 111
3. Dataflow Modeling ..... 114
3.1 Introduction ..... 114
3.2 Entity Declaration ..... 114
3.3 Architecture Body ..... 115
3.4 Concurrent Statement ..... 115
3.4.1 Signal Declaration ..... 115
3.4.2 Signal Assignment Statements ..... 116
3.5 Dataflow Modeling of Basic Logic Gates ..... 118
3.5.1 Dataflow Model of NOT Gate ..... 118
3.5.2 Dataflow Model of AND Gate ..... 119
3.5.3 Dataflow Model of OR Gate ..... 119
3.5.4 Dataflow Model of NAND Gate ..... 119
3.5.5 Dataflow Model of NOR Gate ..... 120
3.5.6 Dataflow Model of XOR Gate ..... 121
3.5.7 Dataflow Model of XNOR Gate ..... 121
3.6 Datapath Design ..... 121
3.6.1 Half-adder using Dataflow Modeling Style ..... 122
3.6.2 n-bit Adder using Dataflow Modeling ..... 123
3.6.3 Subtractor using Dataflow Modeling ..... 124
3.6.4 Comparator using Dataflow Modeling ..... 127
3.6.5 Parity Generator and Checker ..... 128
3.6.6 Decoder using Dataflow Modeling ..... 130
3.6.7 Multiplexer using Dataflow Modeling ..... 132
3.6.8 SR Latch using Dataflow Modeling ..... 134
3.6.9 Tri-stated Inverting Buffer using Block Statement ..... 135
3.6.10 D Flip-flop using Block Statement ..... 136
3.6.11 Signed Binary Multiplier ..... 137
3.6.12 Divider ..... 137
4. Behavioral Modeling ..... 141
4.1 Introduction ..... 141
4.2 Sequential Statements ..... 141
4.2.1 Process Statement ..... 142
4.2.2 Variable Assignment Statement ..... 143
4.2.3 List of Sequential Statements ..... 143
4.3 Full-adder ..... 144
4.4 D Flip-Flop with Reset Input ..... 145
4.5 2:1 Multiplexer ..... 146
4.6 8-Bit Binary Counter ..... 147
4.7 2:4 Decoder ..... 148
4.8 A Logic Circuit to Count Number of 1's in a Stream of Bits ..... 148
4.9 Circular Shift Register ..... 150
4.10 Serial-in-serial-out Shift Register ..... 152
4.11 Memory ..... 153
4.11.1 Read-only Memory ..... 153
4.11.2 Read-write Memory ..... 154
4.12 Arithmetic Logic Unit ..... 155
4.13 Traffic Light Controller ..... 157
5. Structural Modeling ..... 161
5.1 Introduction ..... 161
5.2 Hierarchy Description ..... 161
5.2.1 Generics ..... 162
5.2.2 Component Declaration ..... 162
5.2.3 Component Instantiation ..... 163
5.2.4 Generate Statement ..... 163
5.3 Full-adder Using Structural Modeling Style ..... 164
5.4 Serial Adder ..... 166
5.5 Parallel Adder-Ripple Carry Adder ..... 168
5.6 Carry Look-ahead Adder ..... 170
5.7 Full-subtractor ..... 172
5.8 Adder or Subtractor Circuit ..... 174
5.9 Unsigned Array Multiplier ..... 176
5.10 One or Zero Detector ..... 179
5.11 Barrel Shifter ..... 181
5.12 Design of 16:1 Multiplexer Using 4:1 Multiplexers ..... 183
5.13 4:16 Decoder Using 2:4 Decoders ..... 186
5.14 Serial-in-parallel-out 4-bit Shift Register ..... 189
6. Mixed Modeling ..... 192
6.1 Introduction ..... 192
6.2 Full-adder ..... 192
6.2.1 Alternate Mixed Modeling of Full-adder 193
6.3 2:4 Decoder with Enable Input ..... 194
6.4 T Flip-flop using D Flip-flop ..... 196
6.5 Linear Feedback Shift Register ..... 197
6.6 Scan Flip-flop ..... 199
7. Concurrent Statements ..... 202
7.1 Introduction ..... 202
7.2 Primary Concurrent Statements ..... 202
7.2.1 Block Statement ..... 202
7.2.2 Process Statement ..... 204
7.3 Other Concurrent Statements ..... 205
7.3.1 Concurrent Procedure Call Statement ..... 205
7.3.2 Concurrent Signal Assignment Statement ..... 206
7.3.3 Concurrent Assertion Statement ..... 207
7.3.4 Component Instantiation Statements ..... 209
7.3.5 Generate Statement ..... 210
8. Sequential Statements ..... 215
8.1 Introduction ..... 215
8.2 Process Statement ..... 215
8.2.1 Wait Statement ..... 216
8.3 Assertion Statement ..... 219
8.4 Report Statement ..... 220
8.5 Signal Assignment Statement ..... 220
8.5.1 Simple Signal Assignment ..... 220
8.5.2 Conditional Signal Assignment ..... 220
8.5.3 Selected Signal Assignment ..... 221
8.6 Variable Assignment Statement ..... 221
8.6.1 Simple Variable Assignment ..... 221
8.6.2 Conditional Variable Assignment ..... 221
8.6.3 Selected Variable Assignment ..... 221
8.7 Procedural Call Statement ..... 222
8.8 If Statement ..... 222
8.9 Case Statement ..... 223
8.10 Loop Statement ..... 224
8.10.1 For Loop ..... 224
8.10.2 While Loop ..... 225
8.11 Exit Statement ..... 225
8.12 Next Statement ..... 225
8.13 Return Statement ..... 226
8.14 Null Statement ..... 226
9. Advanced VHDL ..... 228
9.1 Introduction ..... 228
9.2 Attributes ..... 228
9.2.1 Predefined Attribute ..... 229
9.2.2 Value Attributes ..... 229
9.2.3 Function Attributes ..... 232
9.2.4 Signal Attributes ..... 235
9.2.5 Type Attribute ..... 238
9.2.6 Range Attributes ..... 239
9.2.7 User-defined Attributes ..... 239
9.3 Group ..... 241
9.4 Configurations ..... 242
9.4.1 Default Binding ..... 242
9.4.2 Configuration Specification ..... 243
9.4.3 Configuration Declaration ..... 247
9.5 Subprograms ..... 252
9.5.1 Functions ..... 252
9.5.2 Nine-valued Resolution ..... 258
9.5.3 Composite-type Resolution ..... 260
9.5.4 Resolved Signal ..... 260
9.6 Procedures ..... 261
9.7 Subprogram Declaration ..... 262
9.8 Subprogram Overloading ..... 264
9.9 Operator Overloading ..... 265
9.10 Alias Declaration ..... 267
9.11 Signatures ..... 267
9.12 Guarded Signal ..... 268
9.13 Qualified Expression ..... 269
10. Arithmetic Logic Unit Design ..... 273
10.1 Introduction ..... 273
10.2 One Bit ALU ..... 273
10.3 Behavioral Design of 16-bit ALU ..... 274
10.4 Structural Design of ALU ..... 276
10.4.1 Design of Component to Perform Logical Operations ..... 278
10.4.2 Design of Component to Perform Arithmetic Operations 282
10.4.3 Complement and Transfer Operations Component ..... 286
10.4.4 Shift Operations Component ..... 290
10.4.5 Design of Control Logic ..... 291
10.4.6 8-bit ALU design ..... 293
11. Model Simulation ..... 298
11.1 Introduction ..... 298
11.2 Testbench ..... 298
11.3 Generation of Input Stimulus ..... 299
11.3.1 Clock Waveform Generation ..... 299
11.3.2 Non-clock Waveform Generation ..... 301
11.3.3 Generation of Waveforms using Vector Table ..... 302
11.3.4 Reading Input Vectors From a File 303
11.3.5 Writing Results into a File ..... 304
11.4 Applying Inputs to the Design Under Test ..... 307
11.5 Output Checking ..... 308
11.6 Types of Testbenches ..... 309
11.6.1 Example of Stimulus-only Testbench ..... 310
11.6.2 Example of Full Testbench ..... 311
11.6.3 Hybrid Testbench ..... 314
11.6.4 Fast Testbench ..... 315
11.7 File Name as Input ..... 317
11.8 Simulator-specific Testing with ModelSim Simulator ..... 318
11.9 Comparison Between Different Types of Testbenches ..... 319
11.10 Event-driven Simulation ..... 319
11.11 Cycle-based Simulation ..... 320
12. Delay Modeling ..... 322
12.1 Introduction ..... 322
12.2 Delay in Digital Circuits ..... 322
12.3 Modeling Wire Delay or Interconnect Delay ..... 323
12.4 Modeling Inertial Delay ..... 324
12.5 Default Delay ..... 326
12.6 Modeling Gate Delay ..... 327
12.7 Gate Delay using Generic Map ..... 328
12.8 Pin-Specific Delay Modeling ..... 332
12.9 Transition-dependent Delay Modeling ..... 333
12.10 Derating of Propagation Delay depending on Load Capacitance ..... 334
12.11 Setup and Hold Time Check in D-Flip- Flop ..... 336
13. Verification and Testing ..... 344
13.1 Introduction ..... 344
13.2 Verification ..... 344
13.2.1 Simulation ..... 346
13.2.2 Formal Verification ..... 346
13.2.3 Static Timing Analysis ..... 347
13.3 Testing ..... 347
13.3.1 Controllability andObservability 347
13.4 Fault Models ..... 348
13.4.1 Equivalent Fault ..... 348
13.5 Combinational Logic Testing ..... 348
13.6 Sequential Logic Testing ..... 350
13.6.1 Time-frame Expansion Method ..... 351
13.6.2 Simulation-based Method ..... 352
13.7 Design for Test ..... 352
13.7.1 Ad Hoc Testing ..... 352
13.8 Scan Test ..... 353
13.8.1 Clocked Scan Cell ..... 353
13.8.2 Level-sensitive Scan Design Scan Cell 354
13.9 Boundary Scan Test ..... 355
13.10 Built-in Self-test ..... 356
13.10.1 Linear Feedback Shift Register ..... 356
13.10.2 Signature Analyzer ..... 361
13.10.3 Built-in Logic Block Observer ..... 365
13.11 Test Generation ..... 366
13.11.1 Automatic Test-pattern Generation ..... 366
13.11.2 Random Test Generation ..... 366
13.12 Yield ..... 366
14. Synthesis ..... 370
14.1 Introduction ..... 370
14.2 Register Transfer Level Synthesis ..... 371
14.3 Logic Synthesis ..... 371
14.4 Field Programmable Gate Array Synthesis ..... 373
14.5 Synthesis of a Combinational Logic using Concurrent Statements ..... 373
14.6 Synthesis of a Combinational Logic using Sequential Statements ..... 374
14.7 Synthesis of a Sequential Logic using Sequential Statements ..... 375
14.8 Synthesis of a D Flip-flop with Asynchronous Reset Using Sequential Statements ..... 377
14.9 Synthesis of 4:1 Multiplexer ..... 378
14.10 Constraints ..... 379
14.10.1 Timing Constraints ..... 379
14.10.2 Resource Constraints ..... 381
14.11 Synthesizable vs Unsynthesizable Code ..... 382
14.11.1 Purely Combinational Circuits ..... 383
14.11.2 Purely Sequential ..... 383
14.11.3 Purely Synchronous with Asynchronous Set/Reset ..... 384
14.12 Synthesis Examples ..... 385
14.12.1 Full-adder ..... 385
14.12.2 Full-subtractor ..... 386
14.12.3 3:8 Decoder ..... 387
14.12.4 8:1 Multiplexer ..... 389
14.12.5 9-Bit Odd Parity
Generator ..... 390
14.12.6 D Flip-flop ..... 391
14.12.7 T Flip-flop ..... 391
14.12.8 MAC Design ..... 392
15. Place and Route ..... 396
15.1 Introduction ..... 396
15.1.1 Translation ..... 397
15.1.2 Mapping ..... 397
15.1.3 Place and Route ..... 397
15.2 Place and Route in FPGA ..... 397
15.3 Placement Algorithm ..... 398
15.3.1 Min-cut Placement Algorithm ..... 398
15.3.2 Greedy Algorithm/Cluster Growth ..... 398
15.3.3 Iterative Simulated Annealing ..... 399
15.3.4 Genetic Algorithm ..... 399
15.4 Routing Algorithm ..... 399
15.4.1 Maze Routing Algorithm ..... 399
15.4.2 PathFinder Algorithm ..... 400
15.4.3 A* Algorithm 400
15.5 Versatile Place and Route ..... 400
16. File I/O ..... 402
16.1 Introduction ..... 402
16.2 File Declaration ..... 402
16.3 Package TEXTIO ..... 402
16.4 File Opening and Closing ..... 403
16.5 Reading from a File ..... 404
16.6 Writing into a File ..... 404
16.7 File Declared in Subprogram ..... 407
16.8 File name as Generic or Command Line Argument ..... 408
16.9 Reading File Name from Standard Input ..... 410
16.10 Memory Initialization from a File ..... 411
17. Floating-point Arithmetic ..... 415
17.1 Introduction ..... 415
17.2 Real Numbers ..... 415
17.2.1 Fractions ..... 415
17.2.2 Fixed Point Numbers ..... 416
17.3 Floating-point Number ..... 416
17.4 Floating-point Addition ..... 419
17.5 Floating-point Multiplication ..... 422
18. Design with FPGA and CPLD ..... 426
18.1 Introduction ..... 426
18.2 Programmable Logic Devices ..... 426
18.3 Sequential Programmable Logic Devices or SPLD ..... 427
18.4 Complex Programmable Logic Devices or CPLD ..... 427
18.5 Xilinx 9500 Series ..... 427
18.6 Altera Complex Programmable Logic Devices Architecture ..... 429
18.7 Field Programmable Gate Array or FPGA ..... 429
18.8 Xilinx FPGA ..... 430
18.8.1 Xilinx XC2000 FPGA ..... 430
18.9 Comparison Between CPLD and FPGA Devices ..... 433
18.10 Design with Xilinx FPGA ..... 433
19. Memories and Buses ..... 437
19.1 Introduction ..... 437
19.2 Memory ..... 437
19.3 Memory Organization ..... 438
19.4 Read-only Memory ..... 439
19.5 Random Access Memory ..... 441
19.5.1 Static Random Access Memory ..... 442
19.5.2 Dynamic Random Access Memory 442
19.5.3 Memory Array ..... 443
19.5.4 Dual-port Random Access Memory 443
19.6 Bus ..... 446
19.6.1 Bidirectional Bus ..... 446
19.7 Interfacing Memory to Microprocessor Bus 447
19.7.1 486 Bus Model ..... 449
20. Design Examples ..... 454
20.1 Introduction ..... 454
20.2 Multiplier ..... 454
20.2.1 Unsigned Array Multiplier ..... 454
20.2.2 Signed Multiplier ..... 457
20.2.3 Baugh-Wooley Multiplier ..... 458
20.2.4 Booth Multiplier ..... 462
20.3 Divider ..... 467
20.3.1 Unsigned Divider ..... 468
20.4 Carry Look-Ahead Adder ..... 471
20.5 First-In First-Out Memory ..... 474
20.6 State Machines ..... 479
20.6.1 Moore Machine ..... 479
20.6.2 Mealy Machine ..... 480
20.7 Case Study: Dice Game ..... 482
20.8 Microprogramming ..... 483
20.8.1 Microprogramming Example ..... 485
20.9 UART Design ..... 488
20.10 Microcontroller CPU ..... 495
20.11 Complete Microcontroller ..... 499
20.12 Bus Arbitration ..... 503
20.13 Case Study: Vending Machine ..... 503
21. Introduction to Verilog ..... 510
21.1 Introduction ..... 510
21.2 Basic Verilog Syntax ..... 510
21.3 Some Other Verilog Syntax ..... 511
21.4 Operators in Verilog ..... 511
21.5 Verilog Data Types ..... 511
21.6 Numbers in Verilog ..... 512
21.6.1 Integer Constants ..... 512
21.6.2 Real Constants ..... 512
21.7 Strings ..... 512
21.8 Four-Value Logic ..... 512
Appendix A: Design with Xilinx FPGA ..... 539
Appendix B: Lab Exercises ..... 554
Appendix C: Mini Projects ..... 565
Appendix D: Versions of VHDL: 87 and 93 ..... 576
References ..... 583
Index 585
21.9 Behavioral Modeling ..... 513
21.9.1 Behavioral Modeling using Boolean Expression ..... 513
21.9.2 Propagation Delay ..... 513
21.10 Structural Modeling ..... 514
21.11 Delay Modeling in Verilog ..... 515
21.11.1 Inertial Delay ..... 516
21.11.2 Transport Delay ..... 516
21.11.3 Min:Nom:Max Delay Modeling in Verilog ..... 518
21.12 Truth Table Model with Verilog (User- Defined Primitive) ..... 519
21.13 Verilog Statements ..... 519
21.13.1 Assignment Statements ..... 519
21.13.2 Sequential Block ..... 520
21.13.3 Wait Statement ..... 520
21.13.4 Control Statements ..... 521
21.14 Procedures in Verilog ..... 523
21.15 Combinational Logic in Verilog ..... 524
21.16 Sequential Logic in Verilog ..... 524
21.16.1 Modeling of Edge-sensitive Flip- flops ..... 524
21.16.2 Blocking and Non-blocking Assignment Statement ..... 525
21.17 Testbenches in Verilog ..... 525
21.18 Example Designs in Verilog ..... 527
21.18.1 Half-adder ..... 527
21.18.2 2:1 Multiplexer with 4-Bit Bus Input ..... 528
21.18.3 D Flip-Flop ..... 528
21.18.4 8-Bit Register ..... 529
21.18.5 4-Bit Counter ..... 529
21.18.6 Clock Generator ..... 530
21.18.7 Seven-segment Display ..... 531
21.18.8 Moore Machine ..... 533
21.18.9 Mealy Machine ..... 534
21.18.10 Hex Keyboard EncoderCircuit 535

# Introduction to Digital Logic Design 



## LEARNING OBJECTIVES

After completing this chapter, the reader will be able to understand the following:

- Boolean algebra
- Finite state machine
- Basic logic gates
- Combinational logic circuits
- Sequential logic circuits
- Memory
- Control logic circuits
- Algorithmic state machine


### 1.1 INTRODUCTION

In early ages, human beings used to live in caves, kill animals, and eat raw flesh. With time, they learned how to light fire and make weapons with stones. This age is termed as Stone Age. After the Stone Age, they started learning the use of metals. They made weapons and ornaments with metals, such as Copper and Bronze (alloy of Copper and Tin). This age is termed as Bronze Age. Then they found a harder metal called Iron. The Iron Age was dominated after the Bronze Age. But now it is the Age of Semiconductor. During the nineteenth and twentieth centuries, there has been tremendous growth in electronics and communication technology. It first started with Sir J. C. Bose when he invented first semiconductor detector or Galena detector during the year 1894-1898. Today, we live in the age of modern electronics and communication. We are fully surrounded by electronic gadgets. Starting from the cell phones, camera, watch, toys to personnel computers, all work using the digital technology. Although all practical signals are analog in nature, they are converted to digital because of many advantages of digital technology.

The main purpose of this book is to provide key concepts behind the digital circuit design and learn how to design a complete digital system with the help of formal hardware description language (HDL). Digital circuits are often called logic circuits because of their principle of working is binary in nature. When a large number of such logic circuits are manufactured on a single piece of semiconductor, we get an integrated circuit (IC). The ICs that are used in various electronic gadgets contain huge number of such logic circuits. The technology that is used to manufacture such a large integrated circuit is very-large-scale integration (VLSI) technology. Figure 1.1 illustrates the VLSI design flow where the initial few steps are elaborated in detail.

The very first step is to describe the system from an idea or a concept of end product. This is followed by the architecture or functional design of the system. Then the logic design takes place, which implements the whole big system by using basic logic gates. Once the logical design is finalized, the physical design step starts in which all the circuit components are designed physically and connected by wires within a given chip area. This is followed by the generation of layout of the chip which is nothing but the description of geometrical drawing of the chip. The next step is to generate mask, which can be thought like a negative of photograph. The mask is then taken


FIGURE 1.1 Complete process of making integrated circuit
to the manufacturing unit where wafers are processed to create patterns on them, and the dies are manufactured. The dies are tested and packaged, and the chips are made ready for use. These entire set of steps is very much complex and exhaustive. To know more about the steps, you can refer any text book on VLSI design [Das15]. This paragraph just gives some basic idea about the process of chip design. The important aspect of the diagram is to emphasize the starting step of the design flow. It is required to first describe the behavior of the system using a formal language and therefore we need a language that can describe the behavior of the system efficiently. That is how the concept of a HDL came. VHDL is a formal HDL that is very popular in both academia and industry.

VHDL is used to describe digital logic circuits at different levels of hierarchy starting from very basic gate level up to the system level. The designers can describe the logic circuits in the form of Boolean expressions, or using the behavioral statements that describe the truth table, or using structural description using the components of the design. It can be used for synthesis of the design, timing analysis, and functional verification by doing simulation.

Before we start describing the details of the language, let us first discuss the digital circuits. This course on digital logic circuit design is usually taught in early semester of the undergraduate course. In this chapter, we shall discuss the concepts of digital logic circuit design.

The digital logic circuit works on two states: one state is called a logic high or logic 1 and the other one is called a logic low or logic 0 . The logic states can be described by several ways-such as voltage, current, switch mechanical positions, and light on/off state. The logic circuits have finite number of inputs and finite number of outputs. Depending on the inputs, the outputs are either at logic high or at low state. Generally, digital logic circuits are classified into two types: one is called combinational logic and the other one is called sequential logic. In the combinational logic, the outputs are entirely dependent on the present inputs, whereas, in the sequential circuit, the outputs depend on present inputs as well the past output states. Therefore, the combinational circuits are memory-less circuits and the sequential circuits have memory.

### 1.2 BOOLEAN ALGEBRA

Boolean algebra was first introduced by George Boole in 1854. It defines different types of logical operations and works with variables called Boolean variables. The value of the Boolean variables can be either TRUE/HIGH or FALSE/LOW. The digital systems work on binary inputs and produce binary output. In binary system, a TRUE or HIGH state is represented as logic 1 and a FALSE or LOW state is represented as logic 0 in positive logic. In negative logic, a HIGH state is represented by logic 0 and a LOW state is represented by logic 1 .

The basic laws of Boolean algebra are shown in Table 1.1.
TABLE 1.1 Basic laws of
Boolean algebra

| $A+0=A$ | $A \cdot 0=0$ |
| :---: | :---: |
| $A+1=1$ | $A \cdot 1=A$ |
| $A+A=A$ | $A \cdot A=A$ |
| $A+\bar{A}=1$ | $A \cdot \bar{A}=0$ |

### 1.2.1 Boolean Theorems

Boolean algebra supports three basic laws of simple algebra. These laws are stated as follows:

1. Commutative law:

$$
\begin{gather*}
A+B=B+A  \tag{1.1}\\
A \cdot B=B \cdot A \tag{1.2}
\end{gather*}
$$

2. Associative law:

$$
\begin{align*}
A+(B+C) & =(A+B)+C  \tag{1.3}\\
A \cdot(B \cdot C) & =(A \cdot B) \cdot C \tag{1.4}
\end{align*}
$$

3. Distributive law:

$$
\begin{gather*}
A \cdot(B+C)=A \cdot B+A \cdot C  \tag{1.5}\\
A+B \cdot C=(A+B) \cdot(A+C) \tag{1.6}
\end{gather*}
$$

DeMorgan's theorems are also very important Boolean theorems, which are extensively used in simplifying the Boolean expressions. These are as follows:

$$
\begin{align*}
& \overline{A+B}=\bar{A} \cdot \bar{B}  \tag{1.7}\\
& \overline{A \cdot B}=\bar{A}+\bar{B} \tag{1.8}
\end{align*}
$$

### 1.3 BASIC LOGIC GATES

In binary logic, logical operations are used between the binary variables to determine the final output. There are three basic logical operations: NOT, AND, and OR. The electronic circuit that performs the binary operation is called a logic gate.

All digital logic circuits are based on three primary logic gates: NOT, AND, and OR gates. Any logic functionality can be achieved by these three primary logic functions. Typically, digital circuits work on the principle of binary logic where there are only two logic values: logic 1 and logic 0 . In positive logic, $\operatorname{logic} 1$ is represented by a high-voltage level and logic 0 is represented by a low-voltage level, whereas, in negative logic, logic 1 is represented by a low-voltage level and logic 0 is represented by a high-voltage level. In this book, we shall use positive logic unless stated otherwise.

### 1.3.1 NOT Gate

A NOT gate has one input and one output. The symbol of NOT gate is shown in Fig. 1.2.


FIGURE 1.2 Symbol of NOT gate
The output $(Y)$ of NOT gate is the complement of the input $(A)$. The Boolean expression of a NOT gate is described as follows:

$$
\begin{equation*}
Y=\bar{A} \tag{1.9}
\end{equation*}
$$

The truth table of NOT gate is shown in Table 1.2.
TABLE 1.2 Truth table of NOT gate

| $\boldsymbol{A}$ | $\boldsymbol{Y}$ |
| :---: | :---: |
| 0 | 1 |
| 1 | 0 |

The NOT gate is also known as inverter.

### 1.3.2 AND Gate

The AND gate has many inputs and one output. The symbols of two-input and three-input AND gates are shown in Fig. 1.3.

(a)

(b)

FIGURE 1.3 Symbol of AND gate: (a) two-input, (b) three-input
The Boolean expression of the output $(Y)$ for a two-input AND gate is given as follows:

$$
\begin{equation*}
Y=A \cdot B \tag{1.10}
\end{equation*}
$$

The truth table of two-input AND gate is shown in Table 1.3.
The AND logic function is associative; that is, any AND function with more than two inputs can be realized using two-input AND functions. For example,

$$
\begin{equation*}
Y(A, B, C)=(A \cdot B) \cdot C=A \cdot(B \cdot C) \tag{1.11}
\end{equation*}
$$

TABLE 1.3 Truth
table of AND gate

| Inputs |  | Output |
| :---: | :---: | :---: |
| $\boldsymbol{A}$ | $\boldsymbol{B}$ | $\boldsymbol{Y}$ |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

### 1.3.3 OR Gate

The OR gate has many inputs and one output. The symbols of two-input and three-input OR gates are shown in Fig. 1.4.

(a)

(b)

FIGURE 1.4 Symbol of OR gate: (a) two-input, (b) three-input
The Boolean expression of the output $(Y)$ for a two-input OR gate is given as follows:

$$
\begin{equation*}
Y=A+B \tag{1.12}
\end{equation*}
$$

The truth table of two-input OR gate is shown in Table 1.4.
TABLE 1.4 Truth
table of OR gate

| Inputs |  | Output |
| :---: | :---: | :---: |
| $A$ | $B$ | $Y$ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

The OR logic function is associative; that is, any OR function with more than two inputs can be realized using two-input OR functions. For example,

$$
\begin{equation*}
Y(A, B, C)=(A+B)+C=A+(B+C) \tag{1.13}
\end{equation*}
$$

### 1.3.4 XOR Gate

The XOR gate has two or more inputs and one output. The symbols of two-input and three-input XOR gates are shown in Fig. 1.5.

(a)

(b)

FIGURE 1.5 Symbol of XOR gate: (a) two-input, (b) three-input
The Boolean expression of the output $(\mathrm{Y})$ for a two-input XOR gate is given as follows:

$$
\begin{equation*}
Y=A \oplus B=A \bar{B}+\bar{A} B \tag{1.14}
\end{equation*}
$$

The truth table of two-input XOR gate is shown in Table 1.5.
TABLE 1.5 Truth
table of XOR gate

| Inputs |  | Output |
| :---: | :---: | :---: |
| $A$ | $B$ | $Y$ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

The XOR logic function is associative; that is, any XOR function with more than two inputs can be realized using two-input XOR functions. For example,

$$
\begin{equation*}
Y(A, B, C)=(A \oplus B) \oplus C=A \oplus(B \oplus C) \tag{1.15}
\end{equation*}
$$

### 1.3.5 NAND Gate

The NAND gate has two inputs and one output. The symbol of NAND gate is shown in Fig. 1.6(a).


FIGURE 1.6 (a) Symbol of NAND gate and (b) its equivalent representation
A NAND gate is equivalent to an AND gate followed by a NOT gate as illustrated in Fig. 1.6(b). The Boolean expression of the output $(Y)$ for a NAND gate is given as follows:

$$
\begin{equation*}
Y=\overline{A \cdot B}=\bar{A}+\bar{B} \tag{1.16}
\end{equation*}
$$

The truth table of NAND gate is shown in Table 1.6.
The NAND logic is not associative. The NAND function with more than two inputs cannot be realized using two-input NAND gates.

TABLE 1.6 Truth table of NAND gate

| Inputs |  | Output |
| :---: | :---: | :---: |
| $A$ | $B$ | $Y$ |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

### 1.3.6 NOR Gate

The NOR gate has two inputs and one output. The symbols of NOR gate is shown in Fig. 1.7.


FIGURE 1.7 (a) Symbol of NOR gate and (b) its equivalent representation
A NOR gate is equivalent to an OR gate followed by a NOT gate as illustrated in Fig. 1.7(b). The Boolean expression of the output ( $Y$ ) for a NOR gate is given as follows:

$$
\begin{equation*}
Y=\overline{(A+B)}=\bar{A} \cdot \bar{B} \tag{1.17}
\end{equation*}
$$

The truth table of NOR gate is shown in Table 1.7.
TABLE 1.7 Truth
table of NOR gate

| Inputs |  | Output |
| :---: | :---: | :---: |
| $A$ | $B$ | $Y$ |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

The NOR logic is not associative. The NOR function with more than two inputs cannot be realized using two-input NOR gates.

### 1.3.7 XNOR Gate

The XNOR gate has two or more inputs and one output. The symbols of two input and three input XNOR gates are shown in Fig. 1.8.

The Boolean expression of the output $(Y)$ for a two-input XNOR gate is given as follows:

$$
\begin{equation*}
Y=A \odot B=A B+\bar{A} \bar{B} \tag{1.18}
\end{equation*}
$$


(a)

(b)

FIGURE 1.8 Symbol of XNOR gate: (a) two-input, (b) three-input

The truth table of two-input XNOR gate is shown in Table 1.8.
TABLE 1.8 Truth table of XNOR gate

| Inputs |  | Output |
| :---: | :---: | :---: |
| $A$ | $B$ | $Y$ |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

The XNOR logic function is associative; that is, any XOR function with more than two inputs can be realized using two-input XOR functions. For example,

$$
\begin{equation*}
Y(A, B, C)=(A \odot B) \odot C=A \odot(B \odot C) \tag{1.19}
\end{equation*}
$$

### 1.3.8 Universal Gates

The NAND and NOR logic gates are called universal gates because any logic function can be realized using only either NAND or NOR gates.

EXAMPLE 1.1 Realize NOT gate using NAND gate.

## Solution

The NOT gate can be realized using NAND gate as follows: The NAND gate has two inputs, whereas the NOT gate has single input. If both inputs of NAND gate are shorted together, then the output of NAND gate is as follows:

$$
\begin{equation*}
Y=\overline{A \cdot B}=\overline{A \cdot A}=\bar{A} \tag{1.20}
\end{equation*}
$$

Figure 1.9 shows the NOT gate realized using a NAND gate.


FIGURE 1.9 NOT gate realized using NAND gate
EXAMPLE 1.2 Realize NOT gate using NOR gate.

## Solution

The NOT gate can be realized using NOR gate as follows: The NOR gate has two inputs, whereas the NOT gate has single input. If both inputs of NOR gate are shorted together, then the output of NOR gate is as follows:

$$
\begin{equation*}
Y=\overline{A+B}=\overline{A+A}=\bar{A} \tag{1.21}
\end{equation*}
$$

Figure 1.10 shows the NOT gate realized using a NOR gate.


FIGURE 1.10 NOT gate realized using NOR gate

EXAMPLE 1.3 Realize AND gate using NAND gate.

## Solution

The AND gate can be realized using NAND gate as shown in Fig. 1.11.


FIGURE 1.11 AND gate realized using NAND gate

EXAMPLE 1.4 Realize OR gate using NOR gate.

## Solution

The OR gate can be realized using NOR gate as shown in Fig. 1.12.


FIGURE 1.12 OR gate realized using NOR gate

EXAMPLE 1.5 Realize OR gate using NAND gate.

## Solution

The OR gate can be realized using NAND as follows: The Boolean expression of NAND gate is given here.

$$
\begin{equation*}
F=\overline{A \cdot B}=\bar{A}+\bar{B} \tag{1.22}
\end{equation*}
$$

Now if $A=\bar{X}$ and $B=\bar{Y}$, then it can be written as follows:

$$
\begin{equation*}
F=\overline{\bar{X}}+\overline{\bar{Y}}=X+Y \tag{1.23}
\end{equation*}
$$

Figure 1.13 shows the realization of OR gate using NAND gates.


FIGURE 1.13 OR gate realized using NAND gate

EXAMPLE 1.6 Realize AND gate using NOR gate.

10 VHDL: Design, Synthesis, and Simulation

## Solution

The AND gate can be realized using NOR gate as follows: The Boolean expression of NOR gate is given here.

$$
\begin{equation*}
F=\overline{A+B}=\bar{A} \cdot \bar{B} \tag{1.24}
\end{equation*}
$$

Now, if $A=\bar{X}$ and $B=\bar{Y}$, then it can be written as follows:

$$
\begin{equation*}
F=\overline{\bar{X}} \cdot \overline{\bar{Y}}=X \cdot Y \tag{1.25}
\end{equation*}
$$

Figure 1.14 shows the realization of AND gate using NOR gates.


FIGURE 1.14 AND gate realized using NOR gate

EXAMPLE 1.7 Realize XOR gate using NAND gate.

## Solution

The XOR gate can be realized using NAND as follows: The Boolean expression of NAND gate is given here.

$$
\begin{equation*}
F=\overline{A \cdot B}=\bar{A}+\bar{B} \tag{1.26}
\end{equation*}
$$

Now, if $\bar{A}=\bar{X} Y$ and $\bar{B}=X \bar{Y}$, then it can be written as follows:

$$
\begin{equation*}
F=\bar{X} Y+X \bar{Y} \tag{1.27}
\end{equation*}
$$

Figure 1.15 shows the realization of XOR gate using NAND gates.


FIGURE 1.15 XOR gate realized using NAND gate

EXAMPLE 1.8 Realize XNOR gate using NOR gate.

## Solution

The XNOR gate can be realized using NOR as follows: The Boolean expression of NOR gate is given here.

$$
\begin{equation*}
F=\overline{A+B}=\bar{A} \cdot \bar{B} \tag{1.28}
\end{equation*}
$$

Now, if $\bar{A}=\bar{X} Y$ and $\bar{B}=X \bar{Y}$, then it can be written as follows:

$$
\begin{equation*}
F=\overline{\bar{X} Y} \cdot \overline{X \bar{Y}}=X Y+\bar{X} \bar{Y} \tag{1.29}
\end{equation*}
$$

Figure 1.16 shows the realization of XNOR gate using NOR gates.


FIGURE 1.16 XNOR gate realized using NOR gate

### 1.3.9 AND-OR-INVERT (AOI) Gate

The AOI gate is realized using a combination of AND, OR, and NOT gates. For example, the Boolean expression given in Eq. (1.30) can be realized as shown in Fig. 1.17.


FIGURE 1.17 AND-OR-INVERT gate

$$
\begin{equation*}
Y=\overline{A B+C D} \tag{1.30}
\end{equation*}
$$

AOI is useful in realizing any Boolean expression expressed in sum-of-product (SOP) form.

### 1.3.10 OR-AND-INVERT (OAI) Gate

The OAI gate is realized using a combination of OR, AND, and NOT gates. For example, the Boolean expression given in Eq. (1.31) can be realized as shown in Fig. 1.18.


FIGURE 1.18 OR-AND-INVERT gate

$$
\begin{equation*}
Y=\overline{(A+B) \cdot(C+D)} \tag{1.31}
\end{equation*}
$$

OR-AND-INVERT is useful in realizing any Boolean expression expressed in product-of-sum (POS) form.

### 1.3.11 Buffer Gate

A buffer is a logic gate with one input and one output. The symbol of a buffer is shown in Fig. 1.19.


FIGURE 1.19 Buffer gate

It is implemented using two NOT gates connected in cascade. The Boolean expression for the output $(\mathrm{Y})$ is as follows:

$$
\begin{equation*}
Y=A \tag{1.32}
\end{equation*}
$$

The truth table of buffer is shown in Table 1.9.
TABLE 1.9 Truth table of buffer gate

| $\boldsymbol{A}$ | $\boldsymbol{Y}$ |
| :---: | :---: |
| 0 | 0 |
| 1 | 1 |

A buffer is used in digital circuits to increase the drive capability of a logic gate. For example, let us consider the scenario illustrated in Fig. 1.20. Here, the OR gate is driving four other logic gates.


FIGURE 1.20 Driver-load configuration: (a) without a buffer, (b) with a buffer
The effective load capacitance seen by the OR gate is the sum of the input capacitances of four gates. Thus, the total load that the OR gate has to drive is given by $C_{t}=C_{\mathrm{in} 1}+C_{\mathrm{in} 2}+C_{\mathrm{in} 3}+C_{\mathrm{in} 4}$. This is known as the fan-out of the driver OR gate. If the drive strength of the driver gate is not enough, then the output of the driver will not reach up to the logic high level. This may create logic failure in extreme case when the output of driver is below the logic threshold. This problem can be solved by adding a buffer at the output of the driver. The buffer has less input capacitance ( $C_{\mathrm{in}} \ll C_{t}$ ) as compared to $C_{t}$ but has large drive strength so that its output will be able to charge the effective load capacitance $C_{t}$ up to the logic high level.

### 1.3.12 Tri-state Logic Gate

The tri-state logic gate has one data input, one control input, and one output. The control input can be active low or active high. Figure 1.21 shows the symbols of tri-state logic gate with active low and active high control inputs.

(a)

(b)

FIGURE 1.21 Symbol of tri-state logic gate: (a) active low control input, (b) active high control input
The truth table of tri-state logic gate is shown in Table 1.10. When the active low control input $(C)$ is at logic 0 , the buffer is enabled and the output $(Y)$ is same as the input $(A)$. When the active low control input is at logic 1 , the buffer is disabled and the output is at high impedance state, which is represented by ' $Z$ '. The high impedance state indicates that the output is neither ' 1 ' nor ' 0 ', that is, no current flows in this state. The tri-state buffer with active high control input works in opposite way of the tri-state buffer with active low control input.

TABLE 1.10 Truth table of tri-state logic gate with active low and active high inputs

| Inputs |  | Output | Inputs |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $C$ (active low) | $A$ | $Y$ | $C$ (active high) | $A$ | $Y$ |
| 0 | 0 | 1 | 0 | 0 | $Z$ |
| 0 | 1 | 0 | 0 | 1 | $Z$ |
| 1 | 0 | $Z$ | 1 | 0 | 0 |
| 1 | 1 | $Z$ | 1 | 1 | 1 |

### 1.3.13 Multi-bit Tri-state Buffer

A multi-bit tri-state buffer has multiple data inputs and outputs but only one control input. In Fig. 1.22, eight tri-state buffers are connected in parallel with common control input. When control is enabled, all eight tri-state buffers transfer their data inputs to their outputs. In the disable state, all the buffer outputs are in high impedance stage.


FIGURE 1.22 Multi-bit tri-state buffer

It is used in digital circuits where a bus is driven by multiple logic devices as illustrated in Fig. 1.23.


FIGURE 1.23 Bus architecture with tri-state buffer
In a digital system, it is common that many devices communicate with each other through common bus architecture. Thus, the bus is driven by multiple drivers. However, during the operation, the data on the bus must come from only one device, although there can be multiple devices reading from it. As multiple devices (such as registers) produce output simultaneously and the devices are connected to common bus, there must be a way to control which data gets on the bus, and which does not. The control of data that goes to the bus can be achieved through tri-state buffer. Another possible solution is to use multiplexers, which we shall discuss later in this chapter.

### 1.3.14 Bus

In digital systems, there is a concept of bus architecture. A bus is a group of wires that are used to transmit data from one device to another. For example, in microprocessor architecture, we learned about data bus, address bus, and control bus. The bus size is simply the number of wires in the bus. A bus is schematically drawn by a line with a dash across it. The number beside the dash represents the size of the bus. Figure 1.24 illustrates an 8 -bit bus.


## FIGURE 1.24 Schematic of an 8-bit bus

The advantage of using bus is that multiple devices can be connected to a bus. Multiple devices can access/read data from the bus simultaneously but they must write into the bus one at a time. There are mainly three kinds of buses: data bus, address bus, and control bus. The data bus is used to read data from the memory or write into the memory. The address bus is used to specify the address of the memory location from which the data is to be read or the address of the memory location to which the data is to be written. Other than data and address buses, there is a control bus, which is used to control the operations in a digital system. One important attribute of bus is its speed. It defines how fast the data can be changed per second. The speed of the bus determines how fast the central processing unit (CPU) can exchange data with the peripheral devices.

### 1.3.15 Bus Holder Circuit

In bus architecture, it can so happen that multiple devices can simultaneously attempt to write into the bus. This can create erroneous data on the bus and in extreme case may damage the bus wiring. This problem is known as bus contention. The opposite problem of bus contention is bus floating. When no devices drive the bus, the data on the bus is unknown or floating. This floating condition also may damage the logic gates. In order to prevent the bus floating condition, bus holder circuit is used. Bus holder is a weak latch circuit implemented by two NOT gates connected back to back as shown in Fig. 1.25. It holds last value on a tri-state bus and is also known as bus
keeper circuit. As the bus keeper is made of weak inverters, it can easily be driven to change its output state. It must be noted that although a bus holder works as a latch it must not be used as practical latches.


FIGURE 1.25 Bus holder circuit

### 1.3.16 Bidirectional Buffer

Sometimes it is required to have buffer that acts both as input buffer and as output buffer. This type of buffer is known as bidirectional buffer. It has one data input and one data output port. The control input determines whether to transfer the data output to the I/O pad or from I/O pad to the data input. The schematic of a bidirectional buffer is shown in Fig. 1.26.


FIGURE 1.26 Schematic of a bidirectional buffer
When the signal OE is high, both the NAND and the NOR gates are enabled. If $D_{\text {out }}$ is logic high, the output of NAND gate is low and the output of NOR gate is also low. So the pMOS is turned on and the nMOS is turned off. Thus, the I/O pad is connected to VDD, that is, the signal $D_{\text {out }}$ is transferred to I/O pad. When $D_{\text {out }}$ is logic low, the output of NOR gate is high making the nMOS on and the output of NAND gate is high making pMOS off. Thus, I/O pad is connected to ground, that is, the signal $D_{\text {out }}$ is transferred to I/O pad. When the signal OE is low, both the NAND and NOR gates are disabled. Both pMOS and nMOS transistors are off. Now the signal from I/O pad is transferred to the core logic through $D_{\text {in }}$.

### 1.4 COMBINATIONAL LOGIC CIRCUITS

The logic circuits without memory elements are called combinational logic circuits. In these circuits, the outputs are entirely dependent upon the present input logic levels. Some of the examples of combinational circuits are adder, subtractor, comparator, decoder, encoder, multiplexer, demultiplexer, parity generator, parity checker, code converters, barrel shifters, etc.

In this section, we shall discuss the basic combinational circuits. The main steps of designing combinational circuits are as follows:

1. Identify the number of input and output variables from the Boolean expressions or truth tables.
2. Minimize the Boolean expressions using Karnaugh-map method or Quine-McCluskey method.
3. Implement the simplified Boolean expressions using basic logic gates.

### 1.4.1 Half-adder

A half-adder is a logic circuit that adds two bits. It has two inputs $A$ and $B$, and two outputs Sum and Carry. The behavior of half-adder is expressed in the form of truth table as shown in Table 3.2.

TABLE 1.11 Truth table of half-adder

| Input bits |  | $\boldsymbol{A}+\boldsymbol{B}$ |  | Output bits |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $A$ | $B$ | In decimal | In binary | Carry $\left(\times 2^{1}\right)$ | Sum $\left(\times 2^{0}\right)$ |
| 0 | 0 | 0 | 00 | 0 | 0 |
| 0 | 1 | 1 | 01 | 0 | 1 |
| 1 | 0 | 1 | 01 | 0 | 1 |
| 1 | 1 | 2 | 10 | 1 | 0 |

When two bits are added, the maximum sum is 2 . Thus, two bits are required to represent the sum. Out of these two bits, carry has a binary weight of $2^{1}$ and sum has a binary weight of $2^{0}$. The Sum and Carry are expressed as follows:

$$
\begin{gather*}
\text { Sum }=\bar{A} B+A \bar{B}=A \oplus B  \tag{1.33}\\
\text { Carry }=A B \tag{1.34}
\end{gather*}
$$

From the expressions of Sum and Carry, it is clear that to implement the half-adder simply one two-input XOR and two-input AND gates are required. The structure of a half-adder is shown in Fig. 1.27.


FIGURE 1.27 Half-adder

### 1.4.2 Full-adder

A full-adder (FA) is a logic circuit, which adds three bits. When three bits are added, the maximum sum can be 3. Thus, two bits are required to represent the output. Out of these two bits, the bit with a binary weight of $2^{1}$ is known as carry ( $C_{\text {out }}$ ) and the bit with a binary weight of $2^{0}$ is known as sum (Sum). The behavior of FA can be expressed in the form of truth table as shown in Table 1.12.

The Boolean expression for Sum of FA is as follows:

$$
\begin{align*}
\text { Sum } & =\bar{A} \bar{B} C_{\mathrm{in}}+\bar{A} B \bar{C}_{\mathrm{in}}+A \bar{B} \bar{C}_{\mathrm{in}}+A B C_{\mathrm{in}}  \tag{1.35}\\
& =\bar{A}\left(\bar{B} C_{\mathrm{in}}+B \bar{C}_{\mathrm{in}}\right)+A\left(\bar{B} \bar{C}_{\mathrm{in}}+B C_{\mathrm{in}}\right)  \tag{1.36}\\
& =\bar{A} \cdot\left(B \oplus C_{\mathrm{in}}\right)+A \cdot \overline{\left(B \oplus C_{\mathrm{in}}\right)}  \tag{1.37}\\
& =A \oplus B \oplus C_{\mathrm{in}} \tag{1.38}
\end{align*}
$$

TABLE 1.12 Truth table of full-adder

| Input bits |  |  | $\boldsymbol{A}+\boldsymbol{B}+\boldsymbol{C}_{\text {in }}$ |  | Output bits |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A$ | $B$ | $C_{\text {in }}$ | In decimal | In binary | Carry $\left(\times 2^{1}\right)$ | Sum $\left(\times 2^{0}\right)$ |
| 0 | 0 | 0 | 0 | 00 | 0 | 0 |
| 0 | 0 | 1 | 1 | 01 | 0 | 1 |
| 0 | 1 | 0 | 1 | 01 | 0 | 1 |
| 0 | 1 | 1 | 2 | 10 | 1 | 0 |
| 1 | 0 | 0 | 1 | 01 | 0 | 1 |
| 1 | 0 | 1 | 2 | 10 | 1 | 0 |
| 1 | 1 | 0 | 2 | 10 | 1 | 0 |
| 1 | 1 | 1 | 3 | 11 | 1 | 1 |

The Boolean expression for $C_{\text {out }}$ of FA is as follows:

$$
\begin{align*}
C_{\mathrm{out}} & =\bar{A} B C_{\mathrm{in}}+A \bar{B} C_{\mathrm{in}}+A B \overline{C_{\mathrm{in}}}+A B C_{\mathrm{in}}  \tag{1.39}\\
& =B C_{\mathrm{in}}(\bar{A}+A)+A C_{\mathrm{in}}(\bar{B}+B)+A B\left(\overline{C_{\mathrm{in}}}+C_{\mathrm{in}}\right)  \tag{1.40}\\
& =A B+C_{\mathrm{in}}(A+B) \tag{1.41}
\end{align*}
$$

A full-adder can be represented at the gate level as shown in Fig. 1.28. In this implementation, only two-input gates are used. Therefore, the number of logic stage is three for implementing the $C_{\text {out }}$ output.


FIGURE 1.28 Gate level representation of full-adder

### 1.4.3 Full-adder using Half-adders

A full-adder can be implemented using two half-adders. Let us explain this design with the help of the truth table 1.13.

It is observed that Sum output of the second half-adder is the final Sum output of FA. The final carry output of FA can be obtained by ORing the Carry outputs of two half-adders. Therefore, the logic circuit of FA can be implemented using two half-adders and one OR gate as illustrated in Fig. 1.29.


FIGURE 1.29 Full-adder using two half-adders and one OR gate

TABLE 1.13 Truth table of a full-adder

| Input bits |  | Outputs of first half-adder |  | Outputs of second half-adder |  | Final outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A$ | $B$ | $C_{\text {in }}$ | Carry1 <br> $=A B$ | Sum1 <br> $=A \oplus B$ | Carry2 <br> $=C_{\text {in }} \cdot$ Sum1 | Sum2 <br> $=C_{\text {in }} \oplus$ Sum1 | $C_{\text {out }}$ <br> $=$ Carry1+Carry2 | Sum <br> $=$ Sum2 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |

### 1.4.4 $n$-Bit Serial Adder

An $n$-bit adder adds to numbers of size $n$-bit each. It produces the result of size $(n+1)$-bit of which 1 bit is Carry and $n$-bit Sum. The serial adder adds bit-by-bit serially. That is why it is known as serial adder. It is smallest hardware for adding $n$-bit numbers. The size of the hardware is independent of the word size ( $n$ ). The structure of a serial adder is shown in Fig. 1.30.


FIGURE 1.30 Serial binary adder
The basic components of a serial adder are one FA and one D-type flip-flop (DFF). The $C_{\text {out }}$ of FA is connected to the D-input of DFF and Q-output of DFF is connected to the $C_{\text {in }}$ input of FA so that it can be added with next two bits. It adds numbers bit by bit with previous carry. Hence, to add $n$-bit numbers, it requires $n$ clock pulses.

### 1.4.5 $n$-Bit Parallel Adder

A parallel adder adds two numbers in parallel. It uses as many full adders as the number of bits in $n$-bit word. It can add two $n$-bit binary numbers with a previous carry. An $n$-bit parallel adder circuit is shown in Fig. 1.31. The carry bit generated from one FA ripples through the next FA circuit. For this reason, it is also known as ripple carry adder (RCA).


FIGURE $1.31 n$-Bit parallel adder
If each FA takes time $t_{\text {carry }}$ to evaluate Carry bit and time $t_{\text {sum }}$ to evaluate the Sum bit, the total delay for an $n$-bit parallel adder will be as follows:

$$
\begin{equation*}
t_{\mathrm{adder}}=(n-1) t_{\text {carry }}+t_{\text {sum }} \tag{1.42}
\end{equation*}
$$

For long word size, this delay can be significantly large. Due to this reason, RCA is not preferred for signals with long words.

### 1.4.6 Carry Look-ahead Adder

Ripple carry adder is slow as the final output carry depends on all the FA stages to generate the carry signals. If $\tau$ is delay of each FA block, it takes $n \tau$ time to generate the final output carry. Carry look-ahead adder (CLA) is one of the high-speed adder circuits that do not wait for each FA to generate the carry signals. Instead it finds the carry signal ahead by using a carry look-ahead generator circuit. This way CLA can add two $n$-bit binary numbers very fast.

Principle: The $i$ th sum and carry of an FA in the RCA are given by the following equations:

$$
\begin{gather*}
S_{i}=A_{i} \oplus B_{i} \oplus C_{i-1}  \tag{1.43}\\
C_{i}=A_{i} B_{i}+B_{i} C_{i-1}+A_{i} C_{i-1} \tag{1.44}
\end{gather*}
$$

To generate the carry signal, let us introduce two auxiliary signals, generate and propagate, as given by the following equations:

$$
\begin{gather*}
G_{i}=A_{i} B_{i}  \tag{1.45}\\
P_{i}=A_{i}+B_{i} \tag{1.46}
\end{gather*}
$$

Now, Eq. (1.44) can be written as follows:

$$
\begin{equation*}
C_{i}=G_{i}+P_{i} C_{i-1} \tag{1.47}
\end{equation*}
$$

Similarly, $C_{i-1}$ can be written as follows:

$$
\begin{equation*}
C_{i-1}=G_{i-1}+P_{i-1} C_{i-2} \tag{1.48}
\end{equation*}
$$

Substituting Eq. (1.48) in Eq. (1.47), we get

$$
\begin{equation*}
C_{i}=G_{i}+P_{i} G_{i-1}+P_{i} P_{i-1} C_{i-2} \tag{1.49}
\end{equation*}
$$

For a four-stage CLA, we can write the equation as follows:

$$
\begin{gather*}
C_{0}=G_{0}+P_{0} C_{\mathrm{in}}  \tag{1.50}\\
C_{1}=G_{1}+P_{1} C_{0}=G_{1}+P_{1} G_{0}+P_{1} P_{0} C_{\mathrm{in}} \tag{1.51}
\end{gather*}
$$

The gate level structure of a 4-bit CLA circuit is shown in Fig. 1.32. All the sum and final carry bits are generated using four-level logic. If the average propagation delay of each logic level is $\tau$, then adder generates all the output bits after $4 \tau$ time delay, which is independent of word size $n$.


FIGURE 1.32 4-Bit carry look-ahead adder

### 1.4.7 Subtractor

A subtractor is a logic circuit that subtracts two binary numbers. In digital logic, subtraction is performed using addition technique where the subtrahend or negative number is represented in 2's complement form.

In 2's complement form, the most significant bit (MSB) is reserved to represent the sign of the number. If the sign bit is ' 1 ', the number is negative and if the sign bit is ' 0 ' the number is positive. Table 3.3 shows the unsigned and 2 's complement format for 4 -bit numbers.

In 2 's complement form using $n$-bits, the range of decimal numbers that can be represented is from $+\left(2^{n-1}-1\right)$ to $-\left(2^{n-1}\right)$.

TABLE 1.14 Binary number representation of +ve and -ve numbers

| Decimal | Unsigned form | Signed form | 2's complement form |
| :---: | :---: | :---: | :---: |
| +8 | - | - | - |
| +7 | 111 | 0111 | 0111 |
| +6 | 110 | 0110 | 0110 |
| +5 | 101 | 0101 | 0101 |
| +4 | 100 | 0100 | 0100 |
| +3 | 011 | 0011 | 0011 |
| +2 | 010 | 0010 | 0010 |
| +1 | 001 | 0001 | 0001 |
| +0 | 000 | 0000 | 0000 |
| -0 | - | 1000 | - |
| -1 | - | 1001 | 1111 |
| -2 | - | 1010 | 1110 |
| -3 | - | 1011 | 1101 |
| -4 | - | 1100 | 1100 |
| -5 | - | 1101 | 1011 |
| -6 | - | 1110 | 1010 |
| -7 | - | 1111 | 1001 |
| -8 | - | - | 1000 |

### 1.4.8 Half-subtractor

A half-subtractor is a digital logic circuit that subtracts two binary bits. It subtracts $B$ (subtrahend) from A (minuend). It produces two output bits, difference and borrow. The truth table of a half-subtractor is shown in Table 3.4.

TABLE 1.15 Truth table of half-subtractor

| Input bits |  | $\boldsymbol{A}-\boldsymbol{B}$ |  | Output bits |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $A$ | $B$ | In decimal | In binary | Borrow $\left(\times-2^{1}\right)$ | Difference $\left(\times 2^{0}\right)$ |
| 0 | 0 | 0 | 00 | 0 | 0 |
| 0 | 1 | -1 | 11 | 1 | 1 |
| 1 | 0 | 1 | 01 | 0 | 1 |
| 1 | 1 | 0 | 00 | 0 | 0 |

The Boolean expressions for difference and borrow are given by the following equations:

$$
\begin{align*}
\text { Difference } & =A \oplus B  \tag{1.52}\\
\text { Borrow } & =\bar{A} B \tag{1.53}
\end{align*}
$$

22 VHDL: Design, Synthesis, and Simulation
A schematic circuit of half-subtractor is shown in Fig. 1.33.


FIGURE 1.33 Schematic of half-subtractor

### 1.4.9 Full-subtractor

A full-subtractor subtracts $B$ (subtrahend) from $A$ (minuend) taking into account the borrow of the previous stage $\left(B_{\text {in }}\right)$. The truth table of full-subtractor is shown in Table 3.5.

TABLE 1.16 Truth table of full-subtractor

| Input bits |  | $\boldsymbol{A}-\boldsymbol{B}-\boldsymbol{B}_{\text {in }}$ |  | Output bits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A$ | $B$ | Bin | In decimal | In binary | Borrow $\left(\times-2^{1}\right)$ | Difference $\left(\times 2^{0}\right)$ |
| 0 | 0 | 0 | 0 | 00 | 0 | 0 |
| 0 | 0 | 1 | -1 | 11 | 1 | 1 |
| 0 | 1 | 0 | -1 | 11 | 1 | 1 |
| 0 | 1 | 1 | -2 | 10 | 1 | 0 |
| 1 | 0 | 0 | 1 | 01 | 0 | 1 |
| 1 | 0 | 1 | 0 | 00 | 0 | 0 |
| 1 | 1 | 0 | 0 | 00 | 0 | 0 |
| 1 | 1 | 1 | -1 | 11 | 1 | 1 |

A schematic circuit of full-subtractor is shown in Fig. 1.34.


FIGURE 1.34 Schematic of full-subtractor

### 1.4.10 Adder/Subtractor Circuit

In digital logic, the subtraction operation is performed by the addition of 2's complement of the number to be subtracted. Therefore, an adder circuit can add as well as subtract two binary numbers with a small modification in the inputs. An adder/subtractor circuit implemented using an adder circuit with slight modification is shown in Fig. 1.35.


FIGURE 1.35 Adder/Subtractor circuit
Let us consider two 4-bit numbers $A$ and $B$. The addition of $A$ and $B$ can be expressed as shown in Table 1.17. At first, the two least significant bits (LSBs), $A 0$ and $B 0$, are added with input carry $C_{\mathrm{in} 0}=0$ using an FA. It produces the sum $S 0$ and carry $C_{\text {out }}$. Next, the $2 S B s, A 1$ and $B 1$, are added with input carry $C_{\text {in } 1}=C_{\text {out } 0}$ using an FA. In this manner, $3 \mathrm{SBs} A 2, B 2$ and $\mathrm{MSBs} A 3, B 3$ are added with previous carries $C_{\text {out1 }}$ and $C_{\text {out } 2}$, respectively.

TABLE 1.17 Carry propagation in a 4-bit adder

|  | $A 3$ | $A 2$ | $A 1$ | $A 0$ |
| :---: | :---: | :---: | :---: | :---: |
|  | $B 3$ | $B 2$ | $B 1$ | $B 0$ |
|  | $C_{\text {in3 }}=C_{\text {out } 2}$ | $C_{\text {in } 2}=C_{\text {out1 }}$ | $C_{\text {in } 1}=C_{\text {out0 }}$ | $C_{\text {in0 }}=0$ |
| $C_{\text {out }}=C_{\text {out3 }}$ | $S 3$ | $S 2$ | $S 1$ | $S 0$ |

Similarly, the subtraction of $A$ and $B$ can be expressed as shown in Table 1.18.
TABLE 1.18 Borrow propagation in a 4-bit subtractor

|  | $A 3$ | $A 2$ | $A 1$ | $A 0$ |
| :---: | :---: | :---: | :---: | :---: |
|  | $\bar{B} 3$ | $\bar{B} 2$ | $\bar{B} 1$ | $\bar{B} 0$ |
|  | $B_{\text {in } 3}=B_{\text {out } 2}$ | $B_{\text {in } 2}=B_{\text {out1 }}$ | $B_{\text {in } 1}=B_{\text {out } 0}$ | $B_{\text {in } 0}=1$ |
| $B_{\text {out }}=B_{\text {out } 3}$ | $D 3$ | $D 2$ | $D 1$ | $D 0$ |

The complete structure of a 4-bit adder/subtractor circuit is shown in Fig. 1.36.


FIGURE 1.36 4-Bit adder/subtractor circuit

### 1.4.11 Multiplexer

A multiplexer is a combinational logic circuit with multiple data input lines and single output line. It passes one of its data input to the output. The select input lines determine which data input will go to the output. Multiplexer is also known as MUX. In general, with $n$ select inputs, a MUX has $2^{n}$ data inputs and one output. It is denoted as $2^{n}: 1$ MUX. A 4:1 MUX has two select inputs, four data inputs, and one output line. Figure 1.37 shows the symbol of 4:1 MUX.


Select input lines
FIGURE 1.37 4:1 Multiplexer
The operation of the 4:1 MUX is illustrated with the help of Table 1.19.

1. When $S 1=0$ and $S 0=0, I 0$ input goes to the output, that is, $Y=I 0 \overline{S_{1}} \overline{S 0}$.
2. When $S 1=0$ and $S 0=1, I 1$ input goes to the output, that is, $Y=I 1 \overline{S_{1}} S 0$.
3. When $S 1=1$ and $S 0=0, I 2$ input goes to the output, that is, $Y=I 2 S 1 \overline{S 0}$.
4. When $S 1=1$ and $S 0=1, I 3$ input goes to the output, that is, $Y=I 3 S 1 S 0$.

The truth table of 4:1 MUX is shown in Table 1.19.
TABLE 1.19 Truth table of 4:1 MUX

| Select inputs |  | Output |
| :---: | :---: | :---: |
| $S 1$ | $S 0$ | $Y$ |
| 0 | 0 | $I 0$ |
| 0 | 1 | $I 1$ |
| 1 | 0 | $I 2$ |
| 1 | 1 | $I 3$ |

The Boolean expression of the output of 4:1 MUX is given by the following equation:

$$
\begin{equation*}
Y=I 0 \overline{S 1} \overline{S 0}+I 1 \overline{S 1} S 0+I 2 S 1 \overline{S 0}+I 3 S 1 S 0 \tag{1.54}
\end{equation*}
$$

The 4:1 MUX can be implemented using basic logic gates as shown in Fig. 1.38.


FIGURE 1.38 Logic circuit of 4:1 MUX

EXAMPLE 1.9 Design a 16:1 MUX using 4:1 MUXs.

## Solution

A 16:1 MUX has 16 data input lines and 4 select input lines. The 16:1 MUX can be implemented using five 4:1 MUXs as shown in Fig. 1.39.


FIGURE 1.39 Design of 16:1 MUX using 4:1 MUXs
EXAMPLE 1.10 (a) Design a two-input XOR gate using 4:1 MUX; (b) repeat the same using 2:1 MUX.

## Solution

(a) The truth table of a two-input XOR gate is given by Table 1.20. The table illustrates how the XOR gate can be realized using 4:1 MUX. Two select inputs act as primary inputs $A$ and $B$ of the XOR logic. The data inputs are set to the desired logic values for each combination of the select inputs.

A 4:1 MUX has two select inputs, $S 1$ and $S 0$. For each combination of the select inputs, output is determined by the data inputs. For example, when $S 1=0$ and $S 0=0$, input $I 0$ is selected at the output. Again, for two-input XOR gate, when $A=0$ and $B=0$, output $Y=0$. Therefore, if we make $S 1=A$ and $S 0=B$ and connect

TABLE 1.20 Truth table of an XOR gate implemented using 4:1 MUX

| Truth table XOR gate |  | Truth table 4:1 MUX implementing an XOR logic |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs |  | Output | Select inputs |  | Output | Required inputs of 4:1 MUX |
| $A$ | $B$ | $Y$ | $S 1$ | $S 0$ | $Y$ | $S 1=A$ and $S 0=B$ |
| 0 | 0 | 0 | 0 | 0 | $I 0$ | $I 0=0$ |
| 0 | 1 | 1 | 0 | 1 | $I 1$ | $I 1=1$ |
| 1 | 0 | 1 | 1 | 0 | $I 2$ | $I 2=1$ |
| 1 | 1 | 0 | 1 | 1 | $I 3$ | $I 3=0$ |

logic 0 to input $I 0$, then it produces the first row in the truth table of XOR gate. In this way, we can implement two-input XOR gate using 4:1 MUX as shown in Fig. 1.40(a). When all the select lines of a MUX are used as the inputs to implement any combinational logic, the design style is known as type- 0 design.
(b) Let us now implement a two-input XOR gate using 2:1 MUX. In 2:1 MUX, there is only one select input. Therefore, only one input (preferably $A$ ) can act as select input and the other input $B$ must be connected to data inputs. As shown in Table 1.21, in a two-input XOR gate, it is observed that

1. when $A=0, Y=B$, and
2. when $A=1, Y=\bar{B}$

TABLE 1.21 Truth table of 2:1 MUX

| Inputs |  | Output | Output | Select input | Output | Required inputs of 2:1 MUX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A$ | $B$ | $Y$ | $Y$ | $S$ | $Y$ | $S=A$ |
| 0 | 0 | 0 | $Y=B$ if $A=0$ | 0 | $I 0$ | $I 0=B$ |
| 0 | 1 | 1 |  |  |  |  |
| 1 | 0 | 1 | $Y=\bar{B}$ if $A=1$ | 1 | $I 1$ | $I 1=\bar{B}$ |
| 1 | 1 | 0 |  |  |  |  |

Therefore, we can implement two-input XOR gate by connecting $A$ to $S, B$ to $I 0$, and $\bar{B}$ to $I 1$ as shown in Fig. 1.40(b). When one of the inputs of the combinational circuit to be implemented using MUX, is removed from the select lines, the design style is known as type-1 design.

(a)

$S=A$
(b)

FIGURE 1.40 Two-input XOR gate implemented using (a) 4:1 MUX (b) 2:1 MUX

### 1.4.12 Demultiplexer

A demultiplexer has a logic circuit, which does the reverse operation of a multiplexer. It has a single data input line and $2^{n}$ output lines. The data input goes to one of the output lines depending on the select input lines. A $1: 2^{n}$ demultiplexer has $2^{n}$ output lines and $n$ select lines. A demultiplexer is also known as DEMUX. A 1:4 DEMUX is shown in Fig. 1.41.


FIGURE 1.41 1:4 Demultiplexer
The operation of 1:4 DEMUX is illustrated in Table 1.22.

1. When $S 1=0$ and $S 0=0, I$ input goes to the output $Y 0$, that is, $Y 0=I \overline{S 1} \overline{S 0}$.
2. When $S 1=0$ and $S 0=1, I$ input goes to the output $Y 1$, that is, $Y 1=I \overline{S 1} S 0$.
3. When $S 1=1$ and $S 0=0, I$ input goes to the output $Y 2$, that is, $Y 2=I S 1 \overline{S 0}$.
4. When $S 1=1$ and $S 0=1, I$ input goes to the output $Y 3$, that is, $Y 3=I S 1 S 0$.

TABLE 1.22 Truth table of 1:4 DEMUX

| Select inputs |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $S 1$ | $S 0$ | $Y 3$ | $Y 2$ | $Y 1$ | $Y 0$ |
| 0 | 0 | 0 | 0 | 0 | $I$ |
| 0 | 1 | 0 | 0 | $I$ | 0 |
| 1 | 0 | 0 | $I$ | 0 | 0 |
| 1 | 1 | $I$ | 0 | 0 | 0 |

The 1:4 DEMUX can be implemented using basic logic gates as shown in Fig. 1.42.


FIGURE 1.42 Logic circuit of 1:4 DEMUX

### 1.4.13 Decoder

A decoder is a combinational logic circuit with $n$ input lines and $2^{n}$ output lines. Depending on the input combinations, one of the output lines becomes logic 1 and the remaining outputs become logic 0 . For example, a 2:4 decoder has two input lines and four output lines as shown in Fig. 1.43.


FIGURE 1.43 2:4 Decoder
The operation of a 2:4 decoder is illustrated in Table 1.23.

1. When $D 1=0$ and $D 0=0, Y 0=1$ and $Y 3=Y 2=Y 1=0$. Thus, $Y 0=\overline{D 1} \overline{D 0}$.
2. When $D 1=0$ and $D 0=1, Y 1=1$ and $Y 3=Y 2=Y 0=0$. Thus, $Y 1=\overline{D 1} D 0$.
3. When $D 1=1$ and $D 0=0, Y 2=1$ and $Y 3=Y 1=Y 0=0$. Thus, $Y 2=D 1 \overline{D 0}$.
4. When $D 1=1$ and $D 0=1, Y 3=1$ and $Y 2=Y 1=Y 0=0$. Thus, $Y 3=D 1 D 0$.

TABLE 1.23 Truth table of 2:4
decoder

| Inputs |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $D 1$ | $D 0$ | $Y 3$ | $Y 2$ | $Y 1$ | $Y 0$ |
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 |

A 2:4 decoder can be realized using basic logic gates as shown in Fig. 1.44.


FIGURE 1.44 Logic circuit of 2:4 decoder
A decoder with $n$ inputs implements $2^{n}$ minterms at the output. For example, a $2: 4$ decoder with inputs $A$ and $B$ implements four outputs as $m_{0}, m_{1}, m_{2}$, and $m_{3}$, where $m_{0}=\bar{A} \bar{B}, m_{1}=\bar{A} B, m_{2}=A \bar{B}$, and $m_{3}=A B$.

Thus, it can be used to implement any Boolean expression of two inputs. Similarly, in general a decoder with $n$ inputs can implement any Boolean function of $n$ input variables.

EXAMPLE 1.11 Design a full-adder using 3:4 decoder.

## Solution

A full-adder has three inputs: $A, B$, and $C_{\text {in }}$. The Boolean expressions for its outputs Sum and $C_{\text {out }}$ are given as follows:

$$
\begin{align*}
S_{u m} & =\bar{A} \bar{B} C_{\mathrm{in}}+\bar{A} B \overline{C_{\mathrm{in}}}+A \bar{B} \overline{C_{\mathrm{in}}}+A B C_{\mathrm{in}}=m_{1}+m_{2}+m_{4}+m_{7}  \tag{1.55}\\
C_{\mathrm{out}} & =\bar{A} B C_{\mathrm{in}}+A \bar{B} C_{\mathrm{in}}+A B \overline{C_{\mathrm{in}}}+A B C_{\mathrm{in}}=m_{3}+m_{5}+m_{6}+m_{7} \tag{1.56}
\end{align*}
$$

Thus, sum can be implemented by ORing four minterms: $m_{1}, m_{2}, m_{4}$, and $m_{7}$, and $C_{\text {out }}$ can be implemented by ORing four minterms: $m_{3}, m_{5}, m_{6}$, and $m_{7}$ as shown in Fig. 1.45.


FIGURE 1.45 Full-adder implemented using a 3:8 decoder and two 4-input OR gates

### 1.4.14 Encoder

The encoder is a logic circuit that does the reverse operation of a decoder. It has $2^{n}$ input lines and $n$ output lines. For example, a 4:2 encoder has four input lines and two output lines as shown in Fig. 1.46. The operation of 4:2 encoder is illustrated in Table 1.24.


FIGURE 1.46 4:2 Encoder

TABLE 1.24 Truth table of $4: 2$ encoder

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $D 3$ | $D 2$ | $D 1$ | $D 0$ | $Y 1$ | $Y 0$ |
| 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 |

The Boolean expressions for the outputs of a 4:2 encoder are given as follows:

$$
\begin{equation*}
Y 0=D 1+D 3 \tag{1.57}
\end{equation*}
$$

and

$$
\begin{equation*}
Y 1=D 2+D 3 \tag{1.58}
\end{equation*}
$$

The logic circuit that implements a 4:2 encoder is shown in Fig. 1.47.


FIGURE 1.47 Logic circuit of 4:2 encoder

### 1.4.15 Comparator

A comparator is a digital logic circuit that compares two numbers $A$ and $B$ and produces three outputs $Y 2, Y 1$, and $Y 0$ to indicate the following relations between $A$ and $B$ :

1. $Y 2=1, Y 1=0$, and $Y 0=0$ if $A>B$.
2. $Y 2=0, Y 1=1$, and $Y 0=0$ if $A=B$.
3. $Y 2=0, Y 1=0$, and $Y 0=1$ if $A<B$.

Figure 1.48 shows a 4 -bit comparator.


FIGURE 1.48 4-Bit comparator
EXAMPLE 1.12 Design a 2-bit comparator circuit using basic logic gates.

## Solution

The functionality of a 2-bit comparator is described in Table 3.6.
The Boolean expressions for the outputs can be obtained using Karnaugh map method as follows:

$$
\begin{gather*}
Y 2=A 1 \overline{B 1}+A 0 \overline{B 0}(A 1+\overline{B 1})  \tag{1.59}\\
Y 1=(\overline{A 1} \overline{B 1}+A 1 B 1)(\overline{A 0} \overline{B 0}+A 0 B 0)  \tag{1.60}\\
Y 0=\overline{A 1} B 1+\overline{A 0} B 0(\overline{A 1}+B 1) \tag{1.61}
\end{gather*}
$$

TABLE 1.25 Truth table of a 2-bit comparator

| Inputs |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A 1$ | $A 0$ | $B 1$ | $B 0$ | $Y 2$ | $Y 1$ | $Y 0$ |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |  |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 |  |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 |  |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 |  |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 |  |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 |  |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 |  |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 |  |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |  |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 |  |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |  |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 |  |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 |  |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 |  |

Figure 1.49 shows the implementation of the 2-bit comparator.


FIGURE 1.49 Logic circuit of a 2-bit comparator

### 1.4.16 Code Converter

A code converter is a logic circuit that converts a binary code to another binary code. For example, binary-to-grey code converter converts binary inputs to grey outputs. The truth table of the binary-to-grey code converter is shown in Table 1.26.

TABLE 1.26 Truth table of binary-to-grey code converter

| Inputs |  |  |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $B 3$ | $B 2$ | $B 1$ | $B 0$ | $G 3$ | $G 2$ | $G 1$ | $G 0$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |  |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |  |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |  |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |  |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |  |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |  |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |  |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |  |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |  |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |  |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |  |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |  |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  |

The Boolean expression for the outputs obtained using K-map method is as follows:

$$
\begin{gather*}
G 3=B 3  \tag{1.62}\\
G 2=B 3 \oplus B 2  \tag{1.63}\\
G 1=B 2 \oplus B 1  \tag{1.64}\\
G 0=B 1 \oplus B 0 \tag{1.65}
\end{gather*}
$$

Figure 1.50 shows the logic circuit for binary-to-grey code converter.


FIGURE 1.50 Logic circuit of binary-to-grey code converter

### 1.4.17 Parity Generator and Checker

Parity generation and checking are two processes adopted in the transmitter and receiver to detect any error in the process of data transmission from the transmitter to the receiver. An extra bit is added at the transmitter. This extra bit is known as parity bit. There are two different parity generation and checking process. These are even parity and odd parity. In even parity, the parity bit added to make to number of ' 1 's even in a binary data. In odd parity, the parity bit added to make to number of ' 1 's odd in a binary data. At the receiver end, if the received data does not match with the parity type followed at the transmitter, then an error is detected. Parity generator is the circuit that generates the parity bit, whereas parity checker is the circuit that checks the parity.

## Parity Generator

Let us consider the case of even parity. Thus, the number of ' 1 ' in the binary data to be even including the parity bit. The truth table for a 3-bit even parity generator is given in Table 1.27.

TABLE 1.27 Truth table of even
parity generator

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| 3-bit data inputs |  | Even parity bit |  |
| $D 2$ | $D 1$ | $D 0$ | $P$ |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

The Boolean expression for the parity bit $P$ is obtained using K-map method as follows:

$$
\begin{equation*}
P=D 2 \oplus D 1 \oplus D 0 \tag{1.66}
\end{equation*}
$$

Figure 1.51(a) shows the logic circuit of 3-bit even parity generator.

(a)

(b)

FIGURE 1.51 (a) Logic circuit of 3-bit even parity generator, (b) logic circuit of 4-bit even parity checker

## Parity Checker

A parity checker checks if the parity is maintained in the binary data after the transmission. The output of parity checker is logic 1 when an error is detected in the transmitted data. Let us consider the 3-bit binary data with parity bit that is transmitted. Table 1.28 shows the truth table of 4 -bit parity checker.

TABLE 1.28 Truth table of even parity checker

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4-bit data inputs |  |  | Output of even parity checker |  |  |
| $D 2$ | $D 1$ | $D 0$ | $P$ | $C$ |  |
| 0 | 0 | 0 | 0 | 0 |  |
| 0 | 0 | 0 | 1 | 1 |  |
| 0 | 0 | 1 | 0 | 1 |  |
| 0 | 0 | 1 | 1 | 0 |  |
| 0 | 1 | 0 | 0 | 1 |  |
| 0 | 1 | 0 | 1 | 0 |  |
| 0 | 1 | 1 | 0 | 0 |  |
| 0 | 1 | 1 | 1 | 1 |  |
| 1 | 0 | 0 | 0 | 1 |  |
| 1 | 0 | 0 | 1 | 0 |  |
| 1 | 0 | 1 | 0 | 0 |  |
| 1 | 0 | 1 | 1 | 1 |  |
| 1 | 1 | 0 | 0 | 0 |  |
| 1 | 1 | 0 | 1 | 1 |  |
| 1 | 1 | 1 | 0 | 1 |  |
| 1 | 1 | 1 | 1 | 0 |  |

The Boolean expression for the parity checker output $C$ is obtained using K-map method as follows:

$$
\begin{equation*}
C=D 2 \oplus D 1 \oplus D 0 \oplus P \tag{1.67}
\end{equation*}
$$

Figure $1.51(\mathrm{~b})$ shows the logic circuit of 4-bit even parity checker.

### 1.4.18 Array Multiplier

Multipliers are the most useful building blocks after the adders in digital signal processor (DSP) or arithmetic computing systems. A multiplier has two binary inputs-one is called Multiplicand and the other is called Multiplier. It has one binary output, which is the product of Multiplicand and Multiplier. If $A$ and $B$ are the two 4 -bit numbers, then their product can be written as follows:

$$
\begin{equation*}
P=\sum_{i=0}^{3} a_{i} 2^{i} \times \sum_{j=0}^{3} b_{j} 2^{j} \tag{1.68}
\end{equation*}
$$

The $4 \times 4$-bit multiplication is illustrated in Fig. 1.52.


FIGURE 1.52 Process of $4 \times 4$-bit multiplication
In general, the multiplier can be either unsigned type or signed type. An unsigned multiplier takes two binary inputs in unsigned format and produces product in unsigned format. The signed multiplier takes two binary inputs in 2's complement format and produces result in 2's complement format.

An unsigned array multiplier design is based on simple pen and paper method of multiplication. That is taking bit by bit from the multiplier, the partial products are generated by multiplying the bit to the multiplicand. Then the partial products are written in rows by shifting each row by one bit position to the right. The partial product rows are added column wise. Figure 1.53 illustrates the logic circuit of an unsigned array multiplier.


FIGURE 1.53 Unsigned array multiplier

### 1.4.19 Programmable Logic Device

Programmable logic devices (PLDs) are standard products but can be programmed to function in a specific application. The programming can be done either by end user or by the manufacturer. The PLDs that are programmed by the manufacturer are known as mask-programmable logic devices (MPLDs). The PLDs that are programmed by the end user are called field-programmable logic devices (FPLDs). The architecture of PLDs is very regular and fixed. It cannot be changed by the end user. The PLDs have wide range of applications and have low risk and cost in manufacturing in large volume. Hence, the PLDs are cheaper. As the PLDs are pre-manufactured, tested, and placed in inventory in advance, the design cycle time is very short. The PLDs are classified into three categories based on the architecture and programmability. They are given as follows:

1. Read-only Memory (ROM)
2. Programmable Logic Array (PLA)
3. Programmable Array Logic (PAL)

This section describes the architecture of PLDs and their applications.

## Read-only Memory

Read-only memory is a storage device, which can be programmed once. Once it is programmed, the data remains intact and can be read as many times as possible. The stored data is not lost even if the power is removed, unlike random access memory (RAM). The structure of a ROM is shown in Fig. 1.54.


FIGURE 1.54 $2^{n} \times m$ ROM architecture
It consists of an address decoder with $n$ input lines and programmable OR array with $m$ output lines. The decoder produces minterms based on the $n$ input lines. The minterms are ORed through programmable switches, which can be made ON or OFF to select a particular minterm. The programmable switches can be implemented by either bipolar, CMOS, nMOS, or pMOS technologies.

EXAMPLE 1.13 Design a combinational circuit using ROM that takes 3-bit number and produces outputs as the square of the input numbers.

## Solution

Let us first derive the truth table of the combinational circuit that takes 3-bit number and produces its square as the output.

The three input bits are $A 2, A 1$, and $A 0$, which can have at most eight combinations starting from 000 to 111. The maximum value of input is 7 when squared the result is 49 . Therefore, the maximum decimal equivalent value is 49 , which require six bits for representation. Hence, the combinational circuit would require at most six
output bits, which are represented as $Y 5, Y 4, Y 3, Y 2, Y 1$, and $Y 0$. The truth table of the circuit is shown in Table 1.29.

TABLE 1.29 Truth table of the circuit of Example 1.13

| Inputs |  |  |  | Outputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A 2$ | $A 1$ | $A 0$ | Decimal | $Y 5$ | $Y 4$ | $Y 3$ | $Y 2$ | $Y 1$ | $Y 0$ | Decimal |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 2 | 0 | 0 | 0 | 1 | 0 | 0 | 4 |
| 0 | 1 | 1 | 3 | 0 | 0 | 1 | 0 | 0 | 1 | 9 |
| 1 | 0 | 0 | 4 | 0 | 1 | 0 | 0 | 0 | 0 | 16 |
| 1 | 0 | 1 | 5 | 0 | 1 | 1 | 0 | 0 | 1 | 25 |
| 1 | 1 | 0 | 6 | 1 | 0 | 0 | 1 | 0 | 0 | 36 |
| 1 | 1 | 1 | 7 | 1 | 1 | 0 | 0 | 0 | 1 | 49 |

Out of six output bits, two bits $Y 1$ and $Y 0$ can be implemented directly, as $Y 1$ is always zero and $Y 0$ is same as input $A 0$. The remaining four bits $Y 5, Y 4, Y 3$, and $Y 2$ can be implemented using an $8 \times 4 \mathrm{ROM}$ as shown in Fig. 1.55.

(a)

| A2 A1 A0 | Y5 Y4 Y3 Y2 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 |

(b)

FIGURE 1.55 Implementation of the combinational circuit of Example 1.13, (a) Simplified form of the circuit using ROM (b) ROM truth table

## Programmable Logic Array

Programmable logic array (PLA) is an integrated circuit chip used for two-level combinational logic circuits. It consists of an AND array followed by an OR array. Both the AND array and the OR array are programmable. The architecture of PLA is shown in Fig. 1.56.

The AND array, also called AND plane, implements the product terms and the OR array, also called OR plane, implements the sum of product (SOP) terms. In PLA, both the arrays are programmable. PLA has limited number of product terms, not the minterms. Hence, to implement a logic using PLA, a minimal SOP form should be derived so that the logic can be implemented using the available product terms.


FIGURE 1.56 PLA architecture in block diagram
EXAMPLE 1.14 Implement the following Boolean functions using a PLA.

$$
\begin{gather*}
F_{1}=A \bar{B}+A C+B C  \tag{1.69}\\
F_{2}=\bar{A} B \bar{C}+A C \tag{1.70}
\end{gather*}
$$

## Solution

In the given functions, there are four AND terms: $A \bar{B}, A C, B C$, and $\bar{A} B \bar{C}$. These AND terms can be implemented in the AND plane of PLA. The AND terms are then ORed to implement the function $F_{1}$ and $F_{2}$. To implement the product terms of the functions $F_{1}$ and $F_{2}$, the AND plane is programmed as shown in Fig. 1.57. The AND terms are then ORed by the OR array program as shown in Fig. 1.57. The cross-point having ' $X$ ' indicates an electrical connection between the horizontal and the vertical wires.


FIGURE 1.57 PLA architecture in block diagram

EXAMPLE 1.15 Implement the following Boolean functions using PLA.

$$
\begin{align*}
& \operatorname{Sum}\left(A, B, C_{\mathrm{in}}\right)=\sum m(1,2,4,7)  \tag{1.71}\\
& C_{\mathrm{out}}\left(A, B, C_{\mathrm{in}}\right)=\sum m(3,5,6,7) \tag{1.72}
\end{align*}
$$

## Solution

The Boolean expressions for the given functions can be written as follows:

$$
\begin{gather*}
\text { Sum }=\bar{A} \bar{B} C_{\mathrm{in}}+\bar{A} B \overline{C_{\mathrm{in}}}+A \bar{B} \overline{C_{\mathrm{in}}}+A B C_{\mathrm{in}}  \tag{1.73}\\
C_{\mathrm{out}}=A B+A C_{\mathrm{in}}+B C_{\mathrm{in}} \tag{1.74}
\end{gather*}
$$

The functionality of a PLA to implement these functions can be represented in the form of a table as shown in Table 1.30.

TABLE 1.30 PLA implementation table

| Product terms | Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $A$ | $B$ | $C_{\text {in }}$ | Sum | $C_{\text {out }}$ |
| $\bar{A} \bar{B} C_{\text {in }}$ | 0 | 0 | 1 | 1 | 0 |
| $\bar{A} B \overline{C_{\text {in }}}$ | 0 | 1 | 0 | 1 | 0 |
| $A \bar{B} \bar{C}_{\text {in }}$ | 1 | 0 | 0 | 1 | 0 |
| $A B C_{\text {in }}$ | 1 | 1 | 1 | 1 | 0 |
| $A B$ | 1 | 1 | - | 0 | 1 |
| $A C_{\text {in }}$ | 1 | - | 1 | 0 | 1 |
| $B C_{\text {in }}$ | - | 1 | 1 | 0 | 1 |

Inputs are represented by 1 for true form, 0 for complement form, and - for don't care. The outputs are represented by 1 if the term is present in the function and 0 if the term is absent in the function. A simplified form of PLA is shown in Fig. 1.58.

The connection between a vertical and horizontal line is represented by a cross-point ' $X$ '.

## Programmable Array Logic

Programmable array logic (PAL) is another class of PLD with AND array followed by OR array, where the AND array is programmable but the OR array is fixed. The PAL architecture is shown in Fig. 1.59.

The OR array has permanently programmed connections as shown by dots in Fig. 1.59. The OR plane cannot be programmed. In the aforementioned PAL architecture, each OR gate has two inputs; hence, the SOP must have two product terms. Remember unlike PLA the product terms cannot be shared between the OR gates. Each function must be simplified individually to reduce the product terms to maximum two. If the SOP expression contains more than two product terms, each OR gate can be used to implement the function partially and then summed using additional OR gate to implement the complete function. The following example illustrates the implementation of Boolean functions using PAL.


FIGURE 1.58 Simplified form of PLA implementing Boolean functions for Sum and $C_{\text {out }}$


FIGURE 1.59 PAL architecture

EXAMPLE 1.16 Implement the following Boolean logic using PAL.

$$
\begin{gather*}
F 1(A, B, C)=\sum m(1,3,4,5,6,7)  \tag{1.75}\\
F 2(A, B, C)=\sum m(0,1,4,5,6)  \tag{1.76}\\
F 3(A, B, C)=\sum m(1,2,5)  \tag{1.77}\\
F 4(A, B, C)=\sum m(0,1,3,7) \tag{1.78}
\end{gather*}
$$

## Solution

Let us first find out a minimum SOP form of the given function using the Karnaugh map method. The K-maps and the corresponding minimum SOP forms are shown in Fig. 1.60.

(a) $F 1=A+C$

(c) $F 3=\bar{B} C+\bar{A} B \bar{C}$

(b) $F 2=A \bar{C}+\bar{B}$

(d) $F 4=\bar{A} \bar{B}+B C$

FIGURE 1.60 K-map minimization of functions of Example 1.16
We can see that each Boolean function has two product terms. Hence, the simple three-input four-output PAL architecture as shown in Fig. 1.59 can be used to implement the four Boolean functions. The PAL implementation is shown in Fig. 1.61. The AND plane is programmed to generate the product terms. The connections between the vertical and the horizontal lines in the AND plane are represented by ' $X$ '.

In ROM-based design, the addition of input signal increases the ROM size by two times. This in turn doubles the size of the AND and OR array. But in case of PLA or PAL additional input can easily be accommodated without doubling the size. Commercially available PAL can have at most 22 input lines.

### 1.4.20 Sequential PLD

The PLDs that we have discussed contain only combinational logic gates but no sequential elements or flip-flops. But digital systems are to be designed using both combinational and sequential circuits. Hence, to implement sequential programmable devices, flip-flops must be used externally with PLDs. In order to avoid the external use of flip-flops, the sequential PLDs (SPLDs) are developed with D or JK flip-flops. The sequential PLD is also known as simple PLD or simply SPLD. The SPLD architecture is mostly based on combinational PAL and DFF. The section of a SPLD that implements one SOP output through register is known as macrocell. A macrocell is shown in Fig. 1.62.


FIGURE 1.61 PAL implementation of Boolean functions of Example 1.16


FIGURE 1.62 Typical macrocell architecture
The AND-OR array is similar to the PAL architecture. The output of AND-OR array is passed through a DFF triggered by a clock signal CLK. The final output is available through a tri-state buffer controlled by outputenabled signal OE. The true and complemented form of the output signal is fed back to the input of the AND array. This provides the previous state of the output signal. A typical SPLD chip has $8-10$ macrocells.

### 1.4.21 Keypad Scanner

Keypad scanner is used to enter data manually in different electronic systems, such as digital telephone, computer keyboard, and different embedded systems developed using microprocessor and microcontrollers. We shall discuss
the design of a keypad scanner. The schematic of the keypad is shown in Fig. 1.63. It has total 12 numbers of keys: $0,1,2,3,4,5,6,7,8,9, *, 0$, and \#. There are four row lines: R0, R1, R2, and R3, and three column lines: $\mathrm{C} 2, \mathrm{C} 1$, and C 0 . When a key is pressed, a connection is established between the corresponding row and column lines. All the row lines are connected to ground through resistors. When no key is pressed, all the row lines are connected to ground, that is, $R 0=R 1=R 2=R 3=0$. When a column line is pulled to high voltage, if any key


FIGURE 1.63 Schematic of a keypad scanner
is pressed in that column, the corresponding row will be pulled to high voltage and the other rows will remain at 0 V . For example, let the column line C 0 is pulled to high voltage and key ' 1 ' is pressed. In this case, row $R 0$ will be high and the other rows $R 3, R 2$, and $R 1$ will remain at 0 V . So the scanner will detect that key ' 1 ' is pressed. Table 1.31 shows the input-outputs of the keypad scanner.

TABLE 1.31 Keypad scanner input-outputs

| Key | R3 R2 R1 R0 | C0 C1 C2 | Code (Y3Y2Y1Y0) |
| :---: | :---: | :---: | :---: |
| 1 | 0001 | 100 | 0001 |
| 2 | 0001 | 010 | 0010 |
| 3 | 0001 | 001 | 0011 |
| 4 | 0010 | 100 | 0100 |
| 5 | 0010 | 010 | 0101 |
| 6 | 0010 | 001 | 0110 |
| 7 | 0100 | 100 | 0111 |
| 8 | 0100 | 010 | 1000 |
| 9 | 0100 | 001 | 1001 |
| $*$ | 1000 | 100 | 1010 |
| 0 | 1000 | 010 | 0000 |
| $\#$ | 1000 | 001 | 1011 |

The keypad scanner performs three operations. Firstly, it detects whether a key is pressed. Secondly, it identifies which key is pressed. Then it generates a unique code for the key that is pressed.

At first, it pulls up all the column lines to high and check if any key is pressed by sensing the row lines. If no key is pressed, all the row lines will remain at 0 V which indicates that no key is pressed. If any key is pressed, any one of the four row lines will be pulled high that means a valid key is pressed. So it will set $V=1$. To identify which key is pressed, it pulls up the column lines one by one and detects the key. The signal $V$ indicates that the generated code is valid. It remains high for one clock cycle to indicate a valid code in the output signals: $Y 3, Y 2$, $Y 1$, and $Y 0$.

### 1.4.22 Features of PLD

The biggest advantage of using PLDs is that it reduces the total cost of the system. The design cycle time using PLDs is very fast and therefore the time-to-market of the final product is less. The risks associated in the product development using PLDs are also less. Any last minute change can easily be accommodated without redesigning the circuit boards. The cost involved in printed circuit board (PCB) design, assembly, test, and repair is also very less when PLDs are used, as the design usually requires fewer components.

The features of the PLDs are also enhanced to accommodate multitude of designs. They are capable of performing control functions, bus interface, memory interface, and DSP. They have grown in density, variety, and complexity. The state-of-the-art PLDs can handle designs of hundreds of thousands of gates to even a million gates. It is being used to design larger portions of the system, even in some case the entire systems on chip (SoC). Therefore, the PLDs have a great future in days to come.

### 1.4.23 One/Zero Detector

A zero-detector circuit detects if all the input bits are logic 0 . Similarly, a one-detector circuit detects if all the input bits are logic 1. Figure 1.64 shows the schematic of one and zero detectors.


FIGURE 1.64 (a) One detector (b) Zero detector
In one detector, when all inputs are at logic 1 , the output is 1 . Otherwise, the output is zero. Thus, it detects all ones at the input. In zero detector, when all inputs are at logic 0 , the output is 1 . Thus, it detects all zeros at the input.

### 1.4.24 Barrel Shifter

The one-bit shifter can shift data by one bit position in one clock cycle. But it is often required to shift data by more than one bit position in one clock cycle in DSP or general-purpose processors. The multi-bit shift is achieved using a barrel shifter. The advantage of the barrel shifter is that any bit in a word can connect to any other bit, so that large bit shifts can be completed in a single operation.

Let us consider an 8 -bit barrel shifter as shown in Fig. 1.65. It has one 8 -bit data input $A$ and 8 -bit data output $B$, with a 3-bit control input $B$. Table 5.4 illustrates the data shifting in an 8 -bit barrel shifter.


FIGURE 1.65 Schematic of an 8-bit barrel shifter
TABLE 1.32 Shifting operations of an 8-bit barrel shifter

| Sl. No. | Inputs |  |  |  | Outputs |  |  |  |  |  |  | Shift operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $b 2$ | $b 1$ | $b 0$ | $y 7$ | $y 6$ | $y 5$ | $y 4$ | $y 3$ | $y 2$ | $y 1$ | $y 0$ |  |
| 1 | 0 | 0 | 0 | a 7 | a 6 | a 5 | a 4 | a 3 | a 2 | a 1 | a 0 | No shift |
| 2 | 0 | 0 | 1 | 0 | a 7 | a 6 | a 5 | a 4 | a 3 | a 2 | a 1 | Shift right by 1 bit |
| 3 | 0 | 1 | 0 | 0 | 0 | a 7 | a 6 | a 5 | a 4 | a 3 | a 2 | Shift right by 2 bit |
| 4 | 0 | 1 | 1 | 0 | 0 | 0 | a 7 | a 6 | a 5 | a 4 | a 3 | Shift right by 3 bit |
| 5 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | a 7 | a 6 | a 5 | a 4 | Shift right by 4 bit |
| 6 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | a 7 | a 6 | a 5 | Shift right by 5 bit |
| 7 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | a 7 | a 6 | Shift right by 6 bit |
| 8 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | a 7 | Shift right by 7 bit |

### 1.5 SEQUENTIAL LOGIC CIRCUITS

The sequential circuits are the type of digital circuits where the present output states depend on the present input states as well as on the past output states. In other words, in the sequential circuits, the outputs are function of the input logic levels as well the time when the inputs were applied. Let us understand the concept of temporal dependency of the outputs by the following circuit shown in Fig. 1.66.


FIGURE 1.66 Example of a sequential circuit using NAND gates
In this digital circuit, there are two inputs $R$ and $S$ and two outputs $Q$ and $\bar{Q}$. When both the inputs are at $\operatorname{logic} 0$, both the outputs are at $\operatorname{logic} 1$. When $R=0$ and $S=1$, the output $Q=1$, and the output $\bar{Q}=0$.

Alternately, when $R=1$ and $S=0$, the output $Q=0$, and the output $\bar{Q}=1$. But when both the inputs are at logic 1 , the outputs cannot be decided directly. In this condition, the outputs will be decided based on their previous logic levels. Let us assume, previously $Q=0$ and $\bar{Q}=1$. Now the inputs are $R=S=1$. Since, previously $Q=0, \bar{Q}$ will remain at logic 1 , and as $\bar{Q}$ remains at $\operatorname{logic} 1, Q$ will remain at $\operatorname{logic} 0$. Therefore, the outputs hold their previous states. Similarly, if the outputs were $Q=1$ and $\bar{Q}=0$, now also they will remain as they are if the inputs are $R=S=1$. The functionality of this circuit is illustrated in Table 1.33.

TABLE 1.33 Truth table of SR flip-flop

| Inputs | Previous outputs |  | Present outputs |  | State of the FF |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $S$ | $R$ | $Q$ | $\bar{Q}$ | $Q$ | $\bar{Q}$ |  |
| 0 | 0 | $X$ | $X$ | 1 | 1 | Not allowed |
| 0 | 1 | $X$ | $X$ | 0 | 1 | Reset |
| 1 | 0 | $X$ | $X$ | 1 | 0 | Set |
| 1 | 1 | 0 | 1 | 0 | 1 | Hold |
| 1 | 1 | 1 | 0 | 1 | 0 | Hold |
| $X-$ indicates don't care condition |  |  |  |  |  |  |

This example introduces the main concepts of the sequential circuit, that is, the temporal dependency of the outputs. For the present input conditions $S=R=1$, the outputs depend on whether the past states were 10 or 01.

In order to maintain the temporal dependency of the input and output states, an extra input, which is known as clock (CLK). Depending on whether the inputs are in synchronous with the clock input, the sequential circuits are classified into two types: synchronous and asynchronous.

### 1.5.1 SR Flip-flop

Generally, a flip-flop is a sequential circuit with one or more inputs and two complementary outputs $Q$ and $\bar{Q}$. SR flip-flop is a flip-flop with two inputs $S$ and $R$, where $S$ indicates set and $R$ indicates reset. When the input $S=1$ and $R=0$, the flip-flop outputs $Q \bar{Q}=10$ and when the input $S=0$ and $R=1$, the flip-flop outputs $Q \bar{Q}=01$. Figure 1.67 shows the symbol of SR flip-flop.


FIGURE 1.67 Symbol of SR flip-flop
The SR flip-flop can be implemented either using NAND gates or using NOR gates. The NAND-based SR flip-flop is shown in Fig. 1.66. The NOR-based SR flip-flop is shown in Fig. 1.68.

The operation of the SR flip-flop using NOR gates is illustrated in Table 1.34.
The SR flip-flop is known as SR latch as the data is latched in the logic circuit for some input combinations.


FIGURE 1.68 SR flip-flop using NOR gates
TABLE 1.34 Truth table of SR flip-flop

| Inputs | Previous outputs |  | Present outputs |  | State of the FF |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $S$ | $R$ | $Q$ | $\bar{Q}$ | $Q$ | $\bar{Q}$ |  |
| 0 | 0 | 1 | 0 | 1 | 0 | Hold |
| 0 | 0 | 0 | 1 | 0 | 1 | Hold |
| 0 | 1 | $X$ | $X$ | 0 | 1 | Reset |
| 1 | 0 | $X$ | $X$ | 1 | 0 | Set |
| 1 | 1 | $X$ | $X$ | 0 | 0 | Not allowed |
| $X-$ indicates don't care condition |  |  |  |  |  |  |

### 1.5.2 SR Flip-flop with Clock Input

The SR flip-flop explained before works asynchronously. There is no clock input. This makes the flip-flop outputs to change anytime the input changes. This is OK when the flip-flop is operated separately. However, in a digital circuit, a flip-flop alone does not work. There are plenty of other gates both combinational and sequential. The inputs of a particular SR flip-flop come from the outputs of some other logic. As the inputs come from different paths, they encounter different path delays and reach at the inputs at different time. As we have seen before, the output changes anytime the input changes in a flip-flop, which causes incorrect output to be latched/stored in the flip-flop.

Let us consider an examination hall where each student coming to the hall in different time. If we allow the examination to start for each student as they come in, there will be a total chaos. In order to make sure that the examination happens properly, we fix up a time at which all students must reach to the examination hall. Therefore, we need a clock and the event must be synchronized with the clock.

In the digital circuits also, we must use a clock to ensure proper operations of sequential circuit. Let us illustrate this with the following example shown in Fig. 1.69.


FIGURE 1.69 Clocked SR flip-flop
When the clock input CLK $=0$, the outputs of the NAND gates in the first stage ( $Q 1$ and $\overline{Q 1}$ ) are at logic 1. This makes outputs of NAND gates in the second stage to hold their previous states. In this condition, the outputs $Q$ and $\bar{Q}$ do not change their values even if the inputs $R$ and $S$ change their values.

When the clock input CLK $=1$, the outputs of the NAND gates at the first stage depends on the inputs $R$ and $S$. If $S=1$ and $R=0$, then $Q 1=0$ and $\overline{Q 1}=1$, which makes $Q=1$ and $\bar{Q}=0$. If $S=0$ and $R=1$, then $Q 1=1$ and $\overline{Q 1}=0$, which makes $Q=0$ and $\bar{Q}=1$.

When $S=R=0$, the outputs $Q$ and $\bar{Q}$ hold their previous values.
When $S=R=1$, both $Q 1$ and $\overline{Q 1}$ are at logic 0 . This makes both outputs $Q$ and $\bar{Q}$ to become 1 . However, depending on which one becomes 1 first, the other will be decided. Therefore, this is a race condition between the outputs. Therefore, the outputs are termed as forbidden for the inputs $S=R=1$.

### 1.5.3 JK Flip-Flop

The race condition of the SR flip-flop is overcome in the JK flip-flop. Figure 1.70 shows the JK flip-flop using NAND gates.


FIGURE 1.70 JK flip-flop
In the first stage, two 3-input NAND gates are used. The outputs $Q$ and $\bar{Q}$ are fed back to the inputs at first stage. When CLK $=0$, the outputs of the first stage $Q 1$ and $\overline{Q 1}$ are at logic 1 . This makes the outputs of the flip-flop to hold their previous states. When CLK $=1$, the outputs of the first stage $Q 1$ and $\overline{Q 1}$ depend on the inputs and previous outputs. Under CLK = 1 condition, the operation of the flip-flop is explained as follows:

1. When $J=K=0, Q 1=\overline{Q 1}=1$, therefore, outputs $Q$ and $\bar{Q}$ hold their previous states.
2. When $J=0, K=1, Q 1=1$. If $Q=1$, then $\overline{Q 1}=0$. This makes $Q=0$ and $\bar{Q}=1$.
3. When $J=1, K=0, \overline{Q 1}=1$. If $Q=1$, then $\bar{Q}=0$. This makes $Q=1$ and $\bar{Q}$ remains at 0 .
4. When $J=1$ and $K=1, Q 1$ and $\overline{Q 1}$ are decided based on $Q$ and $\bar{Q}$. If we assume that $Q=0$ and $\bar{Q}=1$, then $Q 1=0$ and $\overline{Q 1}=1$. This makes $Q=1$ and $\bar{Q}=0$. Thus, outputs toggle. If we assume that $Q=1$ and $\bar{Q}=0$, then $Q 1=1$ and $\overline{Q 1}=0$. This makes $Q=0$ and $\bar{Q}=1$. Thus, also outputs toggle.
The operation of JK flip-flop is summarized in Table 1.35.
TABLE 1.35 Truth table of JK flip-flop

| Inputs |  | Previous outputs |  | Present outputs |  | State of the FF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $J$ | $K$ | $Q_{n}$ | $\overline{Q_{n}}$ | $Q_{n+1}$ | $\overline{Q_{n+1}}$ |  |
| 0 | 0 | 0 | 1 | 0 | 1 | Hold |
| 0 | 0 | 1 | 0 | 1 | 0 | Hold |
| 0 | 1 | $X$ | $X$ | 0 | 1 | Reset |
| 1 | 0 | $X$ | $X$ | 1 | 0 | Set |
| 1 | 1 | 0 | 1 | 1 | 0 | Toggle |
| 1 | 1 | 1 | 0 | 0 | 1 | Toggle |

### 1.5.4 Master-slave Flip-flop

When $J=K=1$ in JK flip-flop, the output toggles. As long as the clock pulse is at logic 1 state, the outputs keep toggling and at the end of clock pulse the outputs become unpredictable. This is known as race-around condition. One way to solve this problem is by reducing the duration of clock pulse less than the delay of the flip-flop. However, it is very difficult to design such a clock pulse with a very low duty cycle. The other way to solve the race-around condition is by using master-slave flip-flop.

Two SR flip-flops are taken in cascade to form the master-slave flip-flop as shown in Fig. 1.71. The first flipflop is called master, whereas the second one is called slave. The clock signal ( $C L K$ ) directly goes to the clock input of master flip-flop and inverted clock signal ( $\overline{C L K}$ ) goes to the clock input of slave flip-flop.

When clock signal is at logic high level $(C L K=1)$, the outputs of the master $Q_{m}$ and $\left(\overline{Q_{m}}\right)$ are determined depending on its inputs $S_{m}$ and $R_{m}$. Under this condition, the outputs of the slave $Q_{s}$ and $\left(\overline{Q_{s}}\right)$ do not change. When clock signal goes to logic low level or $(\overline{C L K})=1$, the outputs of slave are determined by its inputs $S_{s}$ and $R_{s}$. Under this condition, the outputs of the master $Q_{m}$ and $\left(\overline{Q_{m}}\right)$ do not change.

Therefore, the master-slave flip-flop only changes its final outputs when clock signal goes from logic high to low level. Thus, it is called edge-triggered flip-flop. The master-salve flip-flop shown in Fig. 1.71 is a negative edgetriggered flip-flop as it changes its output only when clock makes $1 \rightarrow 0$ transition. There is positive edge-triggered flip-flop also which changes its output when clock makes $0 \rightarrow 1$ transition.


FIGURE 1.71 Master-slave flip-flop

### 1.5.5 D Flip-flop

A JK flip-flop is converted into a DFF or delay flip-flop with the configuration shown in Fig. 1.72. It has two inputs: one is clock input and the other one is $D$ or data input.


FIGURE 1.72 D flip-flop using JK flip-flop
We have seen that the $Q$ output of JK flip-flop is logic 1 when $J=1$ and $K=0$, and is $\operatorname{logic} 0$ when $J=0$ and $K=1$. In other words, we can say that $Q=J$ when $K=\bar{J}$. Thus, a NOT gate connected between $J$ and $K$
input to make $K=\bar{J}$. When $D=1, J=1$, and $K=0$ which makes $Q=1$ and $\bar{Q}=0$. When $D=0, J=0$ and $K=1$ which makes $Q=0$ and $\bar{Q}=1$.

The purpose of the DFF is to work as a delay element as the output follows the input only after a delay. That is why it is also known as delay flip-flop.

### 1.5.6 T Flip-flop

A T flip-flop stands for toggle flip-flop. It has two inputs: one is clock input (CLK) and the other one is $T$ input. It is also constructed from JK flip-flop as shown in Fig. 1.73.


FIGURE 1.73 T flip-flop using JK flip-flop
In a JK flip-flop when both the inputs are in same logic level, that is, $J=K$, the outputs either remain in the same state or complement themselves. When $J=K=1$, the outputs toggle, that is, $Q_{n+1}=\overline{Q_{n}}$. When $J=K=0$, the outputs hold their previous state, that is, $Q_{n+1}=Q_{n}$. Therefore, a JK flip-flop is converted into a T flip-flop by shorting its two inputs.

### 1.5.7 Flip-flop Characteristics

A flip-flop is characterized by the following parameters:

## Propagation Delay

It is also known as Clock-to-Q time delay, which means the propagation time delay between the clock signal and the $Q$ output.

## Set-up Time

It is the minimum time before the clock edge the inputs must arrive. Let us consider an example of examination hall to explain the concept of set-up time. Suppose an examination hall where the examination will start at 10 AM . The examinees must enter the examination hall 30 minutes before the examination starts and will not be allowed to leave the hall. So 30 minutes is the set-up time for the examination. Nobody will be allowed to appear in the examination if he/she comes after 9:30 AM. Similarly, in case of a flip-flop, the data must arrive before the clock pulse by a specified period of time and must not change their values.

## Hold Time

It is the minimum time after the clock edge and the inputs must not change their values.

## Maximum Clock Frequency

It is the maximum frequency of the clock signal that can be applied to the flip-flop. It depends on the propagation delay and set-up time.

## Asynchronous Active Pulse Width

The minimum pulse width of the asynchronous inputs like preset and clear input signals.
Figure 1.74 illustrates propagation delay, set-up time, and hold time of a flip-flop.


FIGURE 1.74 Illustration of propagation delay, set-up time, and hold time

### 1.5.8 Registers

A flip-flop can store or register a single bit. Therefore, a flip-flop is known as one-bit register. When a number of flip-flops connected in cascade, a multi-bit register is formed. In an $N$-bit register, there is $N$ number of flip-flops. In an $N$-bit register, it is often required to shift data from one register to another. An array of flip-flops that allows the shifting of data is called a shift register.

### 1.5.9 Shift Register

A shift register is a chain of flip-flops where the input data is propagated through the chain by applying the clock pulses.

A 4-bit shift register is shown in Fig. 1.75. There are four positive edge-triggered DFFs connected in series. The clock input is common to all the flip-flops. At the positive edge of the clock signal, the input signal goes to the output of the first flip-flop, the output of the first flip-flop goes to the output of the second flip-flop; the output of the second flip-flop goes to the output of the third flip-flop, and so on. Figure 1.76 shows the shifting of data with the clock pulse.


FIGURE 1.75 4-Bit shift register
Shift registers are generally of the following four types:

1. Serial-in-serial-out (SISO)
2. Parallel-in-serial-out (PISO)
3. Parallel-in-parallel-out (PIPO)
4. Serial-in-parallel-out (SIPO)


FIGURE 1.76 Propagation of data in a SISO shift register

### 1.5.10 SISO Shift Register

In a SISO shift register, data is entered at one edge of the chain of shift registers and is retrieved at the other end. An example of SISO shift register is depicted in Fig. 1.76.

### 1.5.11 PISO Shift Register

In a PISO shift register, data is entered to all the flip-flops in parallel but is retrieved serially at the output end.
A 4-bit PISO shift register with load and shift capability is shown in Fig. 1.77. It has four parallel data input lines, one Shift/ $\overline{\text { Load }}$ control line, clock input, and one serial data output line.


FIGURE 1.77 PISO shift register

## Shift Operation

When the Shift/ $\overline{\text { Load }}$ control line is held at logic 1, AND gates, $G 1, G 3$, and $G 5$, are enabled. With the clock pulse, data from $Q 0$ goes to $D 1, Q 1$ goes to $D 2$, and $Q 2$ goes to $D 3$. Therefore, the data is shifted serially through the chain of flip-flops.

## Load Operation

When the Shift $/ \overline{\text { Load }}$ control line is held at logic 0, AND gates, G2, G4, and G6, are enabled. The four data inputs, $D 0, D 1, D 2$, and $D 3$, are applied to the data input of flip-flops, and with the clock pulse, the data is loaded into the register.

### 1.5.12 PIPO Shift Register

The PIPO shift register has a set of parallel data input lines and a set of parallel data output lines. The input data is entered in parallel into the register. After one clock pulse, the data is shifted at the output in parallel. An example of 4-bit PIPO shift register is shown in Fig. 1.78.


FIGURE 1.78 PIPO shift register
All four flip-flops are operated by a common clock. Four input bits $D 0$ through $D 3$ are applied to flip-flops $F F 0$ through $F F 3$, and the outputs $Q 0$ through $Q 3$ are taken out in parallel. When the clock pulse is applied, four inputs are stored in the flip-flops simultaneously and are available simultaneously at the outputs.

### 1.5.13 SIPO Shift Register

In SIPO shift register, input data is entered serially but the outputs are taken in parallel. A 4-bit SIPO shift register is shown in Fig. 1.79.


FIGURE 1.79 SIPO shift register
It works very much like a SISO shift register. Only difference is that the outputs of every flip-flop are available as primary output.

### 1.5.14 Counters

Counter is a sequential circuit that undergoes a sequence of predefined states by the application of clock pulses. They are constructed using flip-flops and other combinational logic gates. The number of states of a counter is determined by the number of flip-flops used to design the counter. The following are the two types of counters:

1. Asynchronous counter: In this counter, the external clock is applied to only the first flip-flop and the clock inputs of rest of the flip-flops are fed by the output of the preceding flip-flops. Asynchronous counter is also known as ripple counter.
2. Synchronous counter: In this counter, all the flip-flops are operated simultaneously/synchronously by the external clock signal.

### 1.5.15 Asynchronous/Ripple Counter

A 3-bit ripple counter is shown in Fig. 1.80. It is constructed using three positive edge triggered JK flip-flops. The $J$ and $K$ inputs are held at logic 1 to keep the flip-flops in toggle mode. In each positive transition in their clock input each flip-flop just toggles its output. The external clock is applied to the first flip-flop FF0 that toggles its output in every positive edge of the clock pulse as shown in Fig. 1.81.


FIGURE 1.80 Three-bit ripple counter


FIGURE 1.81 Waveforms of 3-bit ripple counter
Initially, let us assume that all the flip-flops are at reset state, that is, $Q 2 Q 1 Q 0=000$. Now we apply the external clock pulse at the clock input of the first flip-flop. In the first positive edge (at time $1 T$ ), FF0 changes its output $Q 0$ from logic 0 to logic 1. As $Q 0$ is connected to clock input of the second flip-flop, it also changes its output $Q 1$ from logic 0 to logic 1. Similarly, the third flip-flop also changes its output $Q 2$ from logic 0 to logic 1. Hence, after the first positive edge of external clock, the state of the counter becomes $Q 2 Q 1 Q 0=111$.

At time 2T, Q0 goes from logic 1 to logic 0 . But this $1 \rightarrow 0$ transition in $Q 0$ does not trigger $F F 1$, and $Q 1$ remains at logic 1 and therefore $Q 2$ also remains at logic 1. So after the second positive edge of the clock the state of the counter becomes $Q 2 Q 1 Q 0=110$. After the third positive edge, $Q 0$ goes back to logic 1 creating a $0 \rightarrow 1$ transition at clock input of $F F 1$. Thus, $F F 1$ toggles and $Q 1$ becomes logic 0 . But $Q 2$ remains at logic 1.

After the third positive edge of the clock, the state of the counter becomes $Q 2 Q 1 Q 0=101$. In this manner, the counter goes through a sequence of states till all the flip-flops go to reset state as shown in Fig. 1.82. After the eight clock pulses, the counter goes back to its initial state of 000 . Thus, this counter is also known as mod- 8 counter. The sequence of states indicates that this counter acts as a binary down counter, starting from 111 state down to 000 state.

This counter can be made to count in up direction if the clock input of the second flip-flop onwards is taken from the $\bar{Q}$ output of the preceding flip-flop instead $Q$ output.


FIGURE 1.82 Sequence of states of 3-bit ripple counter

1. If flip-flops are positive edge triggered and $Q$ output feeds the clock of the next flip-flop, the counter counts downward.
2. If flip-flops are positive edge triggered and $\bar{Q}$ output feeds the clock of the next flip-flop, the counter counts upward.
3. If flip-flops are negative edge triggered and $Q$ output feeds the clock of the next flip-flop, the counter counts upward.
4. If flip-flops are negative edge triggered and $\bar{Q}$ output feeds the clock of the next flip-flop, the counter counts downward.

### 1.5.16 Synchronous Counter

Synchronous counter is another type of counter where all the flip-flops are operated by the same clock. The common clock triggers all the flip-flops simultaneously/synchronously. The state of the flip-flop is decided by the JK inputs. If $J=K=0$, the flip-flops hold their previous states. If $J=K=1$, the flip-flops toggle.

A 3-bit synchronous counter is shown in Fig. 1.83. There are three positive edge triggered JK flip-flops. The external clock signal is applied to all the flip-flops to be triggered simultaneously. The first flip-flop $F F 0$ is in toggle mode as $J 0=K 0=1$. Therefore, $F F 0$ toggles in every positive edge of clock pulse. $F F 1$ toggles only when $Q 0$ becomes 1 and there is a positive edge of the clock pulse. FF2 toggles when both $Q 0$ and $Q 1$ are at logic 1 and there is a positive edge of the clock pulse.


FIGURE 1.83 3-Bit synchronous counter
The timing diagram of the clock pulse and flip-flop outputs are shown in Fig. 1.84. Initially, let us assume that the flip-flops are in reset state, that is, $Q 2 Q 1 Q 0=000$. After the first positive edge of clock pulse, $Q 0$ becomes 1 , and the counter goes from state 000 to 001 . In the second positive edge of clock pulse, $Q 1$ becomes 1 as $Q 0$ was at logic 1, and now $Q 0$ becomes 0 . Counter goes to state 010 . In this manner, the counter counts from 000 to 111 . After the eighth clock pulse, it goes back to its initial state 000 .


FIGURE 1.84 Waveforms of 3-bit synchronous counter

### 1.6 FINITE-STATE MACHINE

In general, a sequential circuit contains a number of flip-flops and some combinational logic gates. The sequential circuit undergoes a sequence of binary states. Therefore, sequential circuit is also known as finite-state machine (FSM). Figure 1.85 shows the structure of a FSM in general. It consists of two parts: a combinational logic portion and a bunch of flip-flops.


FIGURE 1.85 General FSM
Finite-state machines are classified into two following types:

1. Moore state machine - in this FSM, the outputs are determined by only the internal states.
2. Mealy state machine - in this FSM, the outputs are determined by the internal states as well as the inputs.

### 1.6.1 Example of FSM

Figure 1.86 shows an FSM. The outputs of an FSM are determined by its inputs, and the present state of the flip-flops. The next states of the flip-flops are also determined by the inputs and the present state of the flip-flops. The behavior of an FSM is fully specified by a graphical representation called state diagram. Figure 1.87 shows a state diagram of an FSM. It consists of a number of states that the FSM will follow in sequence by the application of inputs and the corresponding outputs of the FSM are also described.

The input and output of the FSM are $x$ and $y$, respectively. There are two DFFs with outputs $Q 0$ and $Q 1$. The present and next states of the flip-flops are $Q 1(n) Q 0(n)$ and $Q 1(n+1) Q 0(n+1)$, respectively. From the circuit diagram, we can write the following state equations:

$$
\begin{align*}
& Q 0(n+1)=x \oplus Q 0(n)  \tag{1.79}\\
& Q 1(n+1)=x \oplus \overline{Q 0(n)} \tag{1.80}
\end{align*}
$$



FIGURE 1.86 Example of an FSM


FIGURE 1.87 State diagram
The output $y$ is expressed as follows:

$$
\begin{equation*}
y=x \overline{Q 0(n)} Q 1(n) \tag{1.81}
\end{equation*}
$$

The states are represented by circles enclosed with the corresponding state value. The transitions between the states are represented by directed lines. The lines are associated with a notation like $x / y$ where $x$ indicates logic value of the input and $y$ indicates the logic value of the output. For example, $1 / 0$ indicates that input is logic 1 and output is logic 0 .

From the state transition diagram, we can derive the state table as shown in Table 1.36. There are four columns for present state, input, next state, and output.

TABLE 1.36 State table

| Present state |  | Input | Next state |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $Q 1$ | $Q 0$ | $x$ | $Q 1$ | $Q 0$ | $y$ |
| 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 |

### 1.6.2 Design of an FSM

Let us design an FSM as described by the state diagram shown in Fig. 1.88. We can implement the FSM using four steps described as follows:


FIGURE 1.88 State diagram of a 3-bit binary up-counter
Step 1: The first design step is to derive the state table of the circuit from the given state diagram. Let us assume three bits as $Q 2, Q 1$, and $Q 0$ where $Q 2$ is MSB. The state table can be derived as shown in Table 1.37.

TABLE 1.37 State table of 3-bit binary up-counter

| Clock pulse | Present state |  |  | Next state |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Q2 | Q1 | Q0 | Q2 | Q1 | Q0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 | 1 | 0 |
| 3 | 0 | 1 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 1 | 1 | 0 | 0 |
| 5 | 1 | 0 | 0 | 1 | 0 | 1 |
| 6 | 1 | 0 | 1 | 1 | 1 | 0 |
| 7 | 1 | 1 | 0 | 1 | 1 | 1 |
| 8 | 1 | 1 | 1 | 0 | 0 | 0 |

The initial state of the circuit is ' 000 '. After every clock pulse, the circuit goes from the present state to the next state. For example, after the first clock pulse, the circuit goes from the state ' 000 ' to ' 001 '. After the second clock pulse, the circuit goes from the state ' 001 ' to ' 010 '. In this manner, after the eighth clock pulse, the circuit goes back to its initial state ' 000 '.

Step 2: Let us design the circuit using JK flip-flops. Therefore, we need to see how a JK flip-flop changes its state for the inputs $J$ and $K$. This is described by its state transition table shown in Table 1.38.

In Table 1.38, $Q(n)$ is the present state and $Q(n+1)$ is the next state. The letter ' $X$ ' indicates don't care condition.

Using the Table 1.38, we can rewrite Table 1.37 with required inputs for every state transition as shown in Table 1.39.

TABLE 1.38 State transition table for JK flip-flop

| Output transitions |  | Required inputs |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $Q(n)$ | $\rightarrow$ | $Q(n+1)$ | $J$ | $K$ |
| 0 | $\rightarrow$ | 0 | 0 | $X$ |
| 0 | $\rightarrow$ | 1 | 1 | $X$ |
| 1 | $\rightarrow$ | 0 | $X$ | 1 |
| 1 | $\rightarrow$ | 1 | $X$ | 0 |

TABLE 1.39 State table of 3-bit binary up-counter

| Clock pulse | Present state |  |  | Next state |  |  |  |  |  | Required inputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $Q 2$ | $Q 1$ | $Q 0$ | $Q 2$ | $Q 1$ | $Q 0$ | $J 2$ | $K 2$ | $J 1$ | $K 1$ | $J 0$ | $K 0$ |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $X$ | 0 | $X$ | 1 | $X$ |  |  |
| 2 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | $X$ | 1 | $X$ | $X$ | 1 |  |  |
| 3 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | $X$ | $X$ | 0 | 1 | $X$ |  |  |
| 4 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | $X$ | $X$ | 1 | $X$ | 1 |  |  |
| 5 | 1 | 0 | 0 | 1 | 0 | 1 | $X$ | 0 | 0 | $X$ | 1 | $X$ |  |  |
| 6 | 1 | 0 | 1 | 1 | 1 | 0 | $X$ | 0 | 1 | $X$ | $X$ | 1 |  |  |
| 7 | 1 | 1 | 0 | 1 | 1 | 1 | $X$ | 0 | $X$ | 0 | 1 | $X$ |  |  |
| 8 | 1 | 1 | 1 | 0 | 0 | 0 | $X$ | 1 | $X$ | 1 | $X$ | 1 |  |  |

Step 3: The next step is to obtain the Boolean expressions for $J$ and $K$ inputs using the Karnaugh map method as illustrated in Fig. 1.89.

$$
\begin{array}{|c|c|c|c|c|}
\hline \text { Q2 } & 0 & 00 & 01 & 11 \\
\hline & 0 & 10 \\
& 1 & 0 & \mathrm{X} & \mathrm{X} \\
\hline
\end{array}
$$



FIGURE 1.89 Karnaugh maps for $J$ and $K$ inputs
Step 4: Using the expressions for $J$ and $K$ inputs, the circuit is implemented as shown in Fig. 1.90.


FIGURE 1.90 Circuit diagram for 3-bit up-counter

### 1.6.3 State Reduction

It is the technique of reducing the number of states of an FSM without disturbing the behavior of the FSM. The reduction of state will ultimately reduce the required number of logic gates and flip-flops in the design.

Sometimes, different states of an FSM are equivalent to each other and they can be combined into a single state. Two states of an FSM are equivalent if and only if, for any input, they have identical outputs and the corresponding next states are equivalent.

Let us consider an example of FSM represented by a finite state diagram shown in Fig. 1.91. The corresponding state table is shown in Table 1.40. The states $s 4$ and $s 6$ are equivalent as they have identical next state and output for both inputs. So we can replace the states $s 4$ and $s 6$ with $s 46$ in the state table and remove one of these states.


FIGURE 1.91 FSM with seven states
Now if we look at Table 1.41 we find that the states $s 3$ and $s 5$ are equivalent as they have identical next state and same output for both inputs. So we replace states $s 3$ and $s 5$ by $s 35$ and remove one of them from the state

TABLE 1.40 State table of the FSM shown in
Fig. 1.91

| Present state | Next state |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $x=0$ | $x=1$ | $x=0$ | $x=1$ |
| $s 0$ | $s 0$ | $s 1$ | 0 | 0 |
| $s 1$ | $s 2$ | $s 3$ | 0 | 0 |
| $s 2$ | $s 0$ | $s 3$ | 0 | 0 |
| $s 3$ | $s 4$ | $s 5$ | 0 | 1 |
| $s 4$ | $s 0$ | $s 5$ | 0 | 1 |
| $s 5$ | $s 6$ | $s 5$ | 0 | 1 |
| $s 6$ | $s 0$ | $s 5$ | 0 | 1 |

TABLE 1.41 State table of the FSM after removal of one state

| Present state | Next state |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $x=0$ | $x=1$ | $x=0$ | $x=1$ |
| $s 0$ | $s 0$ | $s 1$ | 0 | 0 |
| $s 1$ | $s 2$ | $s 3$ | 0 | 0 |
| $s 2$ | $s 0$ | $s 3$ | 0 | 0 |
| $s 3$ | $s 46$ | $s 5$ | 0 | 1 |
| $s 46$ | $s 0$ | $s 5$ | 0 | 1 |
| $s 5$ | $s 46$ | $s 5$ | 0 | 1 |

table. After this, we do not find any other equivalent states in Table 1.42. Finally, we rename the equivalent states $s 35$ as $s 3$ and $s 46$ as $s 4$ and rewrite the state table in Table 1.43 and redraw the state diagram in Fig. 1.92.

TABLE 1.42 State table of the FSM after
removal of two states

| Present state | Next state |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $x=0$ | $x=1$ | $x=0$ | $x=1$ |
| $s 0$ | $s 0$ | $s 1$ | 0 | 0 |
| $s 1$ | $s 2$ | $s 35$ | 0 | 0 |
| $s 2$ | $s 0$ | $s 35$ | 0 | 0 |
| $s 35$ | $s 46$ | $s 35$ | 0 | 1 |
| $s 46$ | $s 0$ | $s 35$ | 0 | 1 |

TABLE 1.43 State table of the FSM after renaming of equivalent states

| Present state | Next state |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $x=0$ | $x=1$ | $x=0$ | $x=1$ |
| $s 0$ | $s 0$ | $s 1$ | 0 | 0 |
| $s 1$ | $s 2$ | $s 3$ | 0 | 0 |
| $s 2$ | $s 0$ | $s 3$ | 0 | 0 |
| $s 3$ | $s 4$ | $s 3$ | 0 | 1 |
| $s 4$ | $s 0$ | $s 3$ | 0 | 1 |



FIGURE 1.92 FSM with five states

### 1.6.4 State Encoding

Determining the binary representations of the sates of an FSM is the state encoding problem. State encoding determines the size of the design and speed of the design. Encoding length is the number of bits required to represent the states.

The simplest encoding method is to encode a state by setting a corresponding bit to 1 and setting the remaining bits to 0 . This is known as 1 -hot state encoding.

The minimum length codes uses $n_{b}=\log _{2} n_{s}$ bits to represent each state where $n_{s}$ is the number of states. This code assigns states in binary counting order.

Another encoding technique is to use the Gray code. Gray code one advantage in that there is only one change required in going from one state to the next state.

The three different encoding techniques for state assignment of Fig. 1.92 are illustrated in Table 1.44.
TABLE 1.44 Different state encoding techniques

| State | 1-hot code | Binary code | Gray code |
| :---: | :---: | :---: | :---: |
| $s 0$ | 00001 | 000 | 000 |
| $s 1$ | 00010 | 001 | 001 |
| $s 2$ | 00100 | 010 | 011 |
| $s 3$ | 01000 | 011 | 010 |
| $s 4$ | 10000 | 100 | 110 |

### 1.6.5 State Assignment

We have discussed the technique to reduce the number of states of an FSM. In the previous section, we have found that a seven-state FSM is converted into a five-state FSM using the state reduction technique. We have also learned that how each of the states can be encoded into a binary pattern. Now question arises which state should be assigned to which binary pattern? For example, the state $s 0$ can be assigned to any one of the possible binary patterns.

The appropriate choice of the binary patterns to the states has an impact on reducing the required number of logic gates to implement the logic circuit. The minimum number of DFFs required to implement the logic circuit is related to the number of states in the logic circuit which is given as follows:

$$
\begin{equation*}
2^{n} \geq m, \tag{1.82}
\end{equation*}
$$

where $n$ is the number of DFFs and $m$ is the number of state. For example, if there are six states in a state machine, it will require minimum three DFFs. If there are four states in a state machine, it will require minimum two DFFs. Now it is possible to assign these four states to the binary patterns in 24 numbers of ways. The number of combinations of binary patterns to be assigned to $m$ number of states can be expressed as follows:

$$
\begin{equation*}
N=\frac{2^{n}!}{\left(2^{n}-m\right)!} \tag{1.83}
\end{equation*}
$$

For example, in four-state FSM, $N=2^{2}!/\left(2^{2}-4\right)!=24$ number of combinations are possible to assign the four states.

### 1.6.6 Moore Machine

A Moore machine is an FSM in which the output depends only on the present state. It does not depend on the inputs. A three-state Moore machine is shown in Fig. 1.93.


FIGURE 1.93 State diagram of a typical Moore machine

### 1.6.7 Mealy Machine

Mealy machine is another FSM in which the output depends on the present state as well as on the input. A threestate Mealy machine is described by state diagram as shown in Fig. 1.94. It has one input $x$ and one output $y$.


FIGURE 1.94 State diagram of a Mealy machine

### 1.7 MEMORY

Memory is a logic circuit that is used to store binary information. Normally, flip-flops or latches are used as storage elements. In dynamic memory, binary information is stored in capacitors.

### 1.7.1 Units of Memory

The smallest unit of memory is bit. It is either logic 1 or logic 0 . A group of 8 -bits is known as one byte and a group of 4-bits is known as one nibble. Typically, memory size is specified in kilobytes, megabytes, gigabytes, or in terabytes as shown in Table 1.45.

TABLE 1.45 Typical units of memory

| Memory size | Actual amount in byte | Actual amount in bit |
| :---: | :---: | :---: |
| 1 kilobyte $=1 \mathrm{kB}$ | 1024 | $8 \times 1024$ |
| 1 megabyte $=1 \mathrm{MB}$ | $1024 \times 1024$ | $8 \times 1024 \times 1024$ |
| 1 gigabyte $=1 \mathrm{~GB}$ | $1024 \times 1024 \times 1024$ | $8 \times 1024 \times 1024 \times 1024$ |
| 1 terabyte $=1 \mathrm{~TB}$ | $1024 \times 1024 \times 1024 \times 1024$ | $8 \times 1024 \times 1024 \times 1024 \times 1024$ |

A word is a group of bits that holds complete unit of information.

### 1.7.2 Architecture of Memory

A unit that stores one bit is known as a memory cell. A memory is an array of cells as illustrated in Fig. 1.95.


FIGURE 1.95 Memory array architecture

1. Address-The address of memory is the location where the binary data is stored. One location stores one word of information. If $2^{n}$ words can be stored in a memory, then its address size is $n$-bit. For example, a memory with 32 words has 5 address bits.
2. Data-The binary information stored in a memory location is called data or one memory word. It can be one byte, two bytes, three bytes, or $n$-bytes ( $n$ is an integer) of binary information.
3. Read-A memory read operation means data retrieval from the memory. To read the memory, a memory location is to be provided along the read control signal.
4. Write-A memory write operation means storing data into the memory. To write into the memory, a memory location, data to be written, and write control are needed. Write operation is also called programming.

### 1.7.3 Types of Memories

Memories are broadly classified into the following four types:

1. Sequential access memory (SAM)
2. Random access memory (RAM)
3. Read only memory (ROM)
4. Content addressable memory (CAM)

In SAM, the data is read sequentially from the memory. Thus, read access time varies from one memory location to the other memory location.

In RAM, the data is read randomly from any memory location. The read access time is equal for all memory locations. RAM supports both read and write operations. Thus, it is also known as read write memory (RWM). RAMs are of two types: static RAM (SRAM) and dynamic RAM (DRAM). In SRAM, data is stored in a latch that stores data for an indefinite amount of time as long as power supply is on. In DRAM, data is stored on the parasitic stray capacitors in which data is lost after a period of time. Therefore, in DRAM data needs to be refreshed after regular interval of time.

Read only memory has only provision of memory read, and it does not support write operation. It is one-time programmable.

The CAM operates differently than RAM or ROM. In CAM, address of a memory is accessed for a given search data. It compares search data against a table of stored data and returns the address of the matching data. The search operation performed by CAM is much faster than the software search. Therefore, CAMs are used to replace software in search-intensive applications such as Internet routers, data compression, and database acceleration.

### 1.8 CONTROL LOGIC CIRCUITS

Control logic circuit controls the operation of a digital circuit. For example, an adder/subtractor is controlled by a control signal to either add two operands or subtract one operand from the other. In a bidirectional shift register, the shifting of data is controlled by a control signal. The circuit associated with the controlling operation is the control logic circuit. In a processor, there is a control unit that provides timing and control signals to process different operations depending on the instructions.

A simple adder/subtractor circuit with a control input is shown in Fig. 1.96. The circuit has two parts: an adder section and a control section. The circuit adds to numbers $A$ and $B$ if the control input $C_{\mathrm{in}}=0$ and subtracts $B$


FIGURE 1.96 Adder/subtractor circuit with a control input
from $A$ if the control input $C_{\text {in }}=1$. Thus, with the help of control section, the adder circuit can add or subtract depending on the control input. More complex control circuits are discussed in later chapters of the book.

### 1.9 ALGORITHMIC STATE MACHINE

Algorithmic state machine (ASM) is a logic circuit comprised both sequential and combinational logic parts. The main task of ASM is to control a digital system to perform the steps of a procedure or an algorithm. The behavior or functionality of an ASM is described by a chart called ASM chart. ASM chart has three basic elements:

1. State box
2. Decision box
3. Conditional box

A state box is represented by a rectangle with one input and one output. The operation of state box is written inside the rectangle. The name of the state is specified at the top-left corner of the box. The binary code assigned to a state box is written at the top-right corner of the box. Figure 1.97 shows a state box.


FIGURE 1.97 State box S1
A decision box is represented by a diamond-shaped box or rhombus with one input and two output branches. The condition is written inside the rhombus. If the condition is true (or logic 1 ), the operation control follows one exit path (Exit path 1), and if the condition is false (or logic 0 ), the operation control follows another exit path (Exit path 2). Figure 1.98 shows a decision box.


FIGURE 1.98 Decision box
A conditional box is represented by an oval-shaped box with one input coming from the exit path of a decision box and one output. Figure 1.99 shows a conditional box.


FIGURE 1.99 Conditional box

### 1.9.1 State Diagram vs. ASM Chart

A state diagram can be translated into an ASM chart or vice-versa. Let us consider a state diagram shown in Fig. 1.100. The state machine has three states: $S 2, S 1, S 0$ and one input $x$. The operation starts with the state $S 0$.


FIGURE 1.100 State diagram

1. At state $S 0$, if the input $x=1$, the next state is $S 1$, else the next state is $S 0$ itself.
2. At state $S 1$, if the input $x=1$, the next state is $S 2$, else the next state is $S 1$ itself.
3. At state $S 2$, if the input $x=1$, the next state is $S 0$, else the next state is $S 1$.

A corresponding ASM chart can be derived as shown in Fig. 1.101.


FIGURE 1.101 ASM chart

### 1.9.2 Realization of ASM Chart

An ASM chart is very much like a state diagram to represent the operation of state machine. Therefore, the sequential circuit implementation technique can be used to realize ASM chart of low or medium complexity. However, for ASM chart with a large number of states some special method is used.

EXAMPLE 1.17 Realize the ASM chart shown in Fig. 1.101.

## Solution

There are three states in the ASM chart. Therefore, we need at least 2-bits to represent each state. Hence, there will be two flip-flops in the circuit. Let us assume that flip-flops are DFF with outputs $Q 1$ and $Q 0$. The state table for the ASM chart can be written as shown in Table 1.46.

TABLE 1.46 State table for Example 1.17

| Input | Present state |  | Next state |  |
| :---: | :---: | :---: | :---: | :---: |
| $x$ | $Q 1(n)$ | $Q 0(n)$ | $Q 1(n+1)$ | $Q 0(n+1)$ |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 0 |

The Boolean expression for the outputs of the next state can be obtained using K-map method as follows:

$$
\begin{gather*}
Q_{1}(n+1)=x Q_{0}(n)  \tag{1.84}\\
Q_{0}(n+1)=\bar{x} Q_{1}(n)+\bar{x} Q_{0}(n)+x \overline{Q_{1}(n)} \overline{Q_{0}(n)} \tag{1.85}
\end{gather*}
$$

Figure 1.102 realizes the ASM chart shown in Fig. 1.101.


FIGURE 1.102 Logic circuit that realizes ASM chart shown in Fig. 1.101

### 1.9.3 Linked State Machine

A state machine with a large number of states and large complexity is often broken into smaller state machines. These smaller state machines are linked together to form the complete state machine.

## SUMMARY

1. NOT, OR, AND, NOR, NAND, XOR, and XNOR are the basic logic gates.
2. NAND and NOR are the universal gates. Any Boolean expression can be realized using either of the universal gates.
3. Multiplexer has many inputs to single output signal flow depending on select lines, whereas demultiplexer has single input to many output signal flow.
4. Combinational logic circuit does not have any clock input.
5. Sequential logic circuits are operated using clock input as well as data inputs.
6. In JK flip-flop, there is no forbidden state.
7. D flip-flop is used as a unit delay element in digital filter architecture.
8. Algorithmic state machine is a generic representation of an FSM at the algorithmic level.
9. Control logic is an important part of a digital logic circuit that controls the operation of the circuit.

## EXERCISES

## Fill in the Blanks

1.1 Universal logic gates are $\qquad$
(a) AND \& OR
(b)NOT \& OR
(c) NAND \& NOR
(d)XOR \& NOR
1.2 A full-adder is a $\qquad$ adder.
(a) 2 -bit
(b) 3 -bit
(c) 4 -bit
(d) 1-bit
1.3 gates are not associative.
(a) NAND \& NOR
(b)AND \& OR
(c) XOR \& XNOR
(d)NOT \& OR
1.4 The outputs of sequential logic circuits depend on
(a) present inputs
(b)present inputs and past outputs
(c) present and past inputs
(d)present inputs and future outputs
1.5 Both AND array and OR array are programmable in
(a) PLA
(b) PAL
(c) ROM
(d) PLD

## Multiple-choice Type Questions

1.1 XOR logic can be implemented using only

> (a) AND gates
(b)NAND gates
(c) OR gates
(d)NOT gates
1.2 The minimum number of NOR gates required to implement XNOR logic is
(a) four
(b)two
(c) three
(d) five
1.3 JK flip-flop has
(a) all valid input combinations
(b)two valid input combinations
(c) three valid input combinations
(d)one valid input combinations
1.4 Master-slave flip-flop is
(a) edge-triggered flip-flop
(b)level-sensitive flip-flop
(c) both (a) and (b)
(d) none of these
1.5 Multiplexer has
(a) many input lines and single output line
(b) one input line and many output lines
(c) many input lines and many output lines
(d)all of these
1.6 Parity generator circuits are used in
(a) transmitter
(b) receiver
(c) both transmitter and receiver
(d) none of these
1.7 In synchronous circuits, all flip-flops are operated by
(a) common clock
(b) different clock
(c) multiple clock
(d) no clock
1.8 The sum-of-product (SOP) form of logical expression is most suitable for designing logic circuits using only
(a) XOR gates
(b)AND gates
(c) NAND gates
(d)NOR gates
1.9 Which of the following flip-flops is used as a latch?
(a) JK flip-flop
(b)D flip-flop
(c) RS flip-flop
(d) T flip-flop
1.10 The initial state of a mod-16 down counter is 0110 .

The state after 37 clock pulse will be
(a) 0000
(b) 0110
(c) 0101
(d) 0001
1.11 In a D type latch when enable input is high and $D=1$, the output will be
(a) 0
(b) 1
(c) don't care
(d) blocked
1.12 The frequency of the pulse at point $A$ in Fig. 1.103 is


FIGURE 1.103 Diagram for Problem 12
(a) 10 kHz
(b) 31.25 kHz
(c) 50 kHz
(d) 5 kHz
1.13 An example of weighted code is
(a) Excess-3 code
(b)ASCII code
(c) Hamming code
(d) 8421 code
1.14 The minimum number of NAND gates required to design a full-adder is
(a) 5
(b) 9
(c) 6
(d) 10
1.15 A decoder with enable input can be used as
(a) encoder
(b) parity generator
(c) NAND gate
(d)demultiplexer
1.16 The output of a logic gate 1 when all its inputs are at $\operatorname{logic} 0$. The gate is either
(a) NAND or XOR gate
(b)NOR or XOR gate
(c) AND or XNOR gate
(d)NOR or XNOR gate
1.17 JK flip-flop has
(a) one stable state
(b) two stable states
(c) no stable state
(d) none of these
1.18 The operation which is cumulative but not associative is
(a) AND
(b) XOR
(c) NAND
(d)NOT
1.19 The number of XOR gates required for conversion of 11011 to its equivalent gray code is
(a) 2
(b) 4
(c) 3
(d) 5
1.20 A message is 010101 . For even parity generator, the parity bit to be added to the message is
(a) 0
(b) 1
(c) 0 and 1
(d) none of these
1.21 The output $Y$ in the circuit shown in Fig. 1.104 is always 1 when


## FIGURE 1.104 Diagram for Problem 21

(a) two or more of the inputs are 0
(b)two or more of the inputs are 1
(c) any odd number of the inputs is 0
(d) any odd number of the inputs is 1
1.22 The logic function implemented by the circuit shown in Fig. 1.105 is


FIGURE 1.105 Diagram for Problem 22
(a) $F=\operatorname{AND}(P, Q)$
(b) $F=\mathrm{OR}(P, Q)$
(c) $F=\operatorname{XNOR}(P, Q)$
(d) $F=\operatorname{XOR}(P, Q)$
1.23 When the output $Y$ in the circuit shown in Fig. 1.106 is 1 , it implies that data has


FIGURE 1.106
Diagram for Problem 23
(a) changed from 0 to 1
(b) changed from 1 to 0
(c) changed in either direction
(d) not changed
1.24 Two D flip-flops are connected as a synchronous counter that goes through the following sequence. $00 \rightarrow 11 \rightarrow 01 \rightarrow 10 \rightarrow 00 \rightarrow \cdots$ The connections to the inputs $D_{A}$ and $D_{B}$ are
(a) $D_{A}=Q_{B}, D_{B}=Q_{A}$
(b) $D_{A}=\overline{Q_{A}}, D_{B}=\overline{Q_{B}}$
(c) $D_{A}=\left(Q_{A} \overline{Q_{B}}+\overline{Q_{A}} Q_{B}, D_{B}=Q_{A}\right.$
(d) $D_{A}=\left(Q_{A} Q_{B}+\overline{Q_{A} Q_{B}}\right), D_{B}=\overline{Q_{B}}$
1.25 Match the logic gates in column A with their equivalent in column B in Fig. 1.107.

## Coloumn A



Coloumn B

2.

R.

3.

S.

4.


FIGURE 1.107 Diagram for Problem 25
(a) P-2, Q-4, R-1, S-3
(b) P-4, Q-2, R-1, S-3
(c) P-2, Q-4, R-3, S-1
(d)P-4, Q-2, R-3, S-1
1.26 For the output F to be 1 in the logic circuit shown in Fig. 1.108, the input combination should be


FIGURE 1.108 Diagram for Problem 26
(a) $A=1, B=1, C=0$
(b) $A=1, B=0, C=0$
(c) $A=0, B=1, C=0$
(d) $A=0, B=0, C=1$
1.27 Assuming that all flip-flops are in reset state initially, the count sequence observed at QA in the circuit shown in Fig. 1.109 is


FIGURE 1.109 Diagram for Problem 27
(a) $0010111 \ldots$
(b) $0001011 \ldots$
(c) $0101111 \ldots$ (d) $0110100 \ldots$
1.28 The Boolean function realized by the logic circuit shown in Fig. 1.110 is


FIGURE 1.110 Diagram for Problem 28
(a) $F=\sum m(0,1,3,5,9,10,14)$
(b) $F=\sum m(0,1,3,5,9,10,14)$
(c) $F=\sum m(1,2,4,5,11,14,15)$
(d) $F=\sum m(2,3,5,7,8,9,12)$
1.29 If $X=1$ in the following logic expression, then
$X+Z\{\bar{Y}+(\bar{Z}+X \bar{Y})\}\{\bar{X}+\bar{Z}(X+Y)\}=1$
(a) $Y=Z$
(b) $Y=\bar{Z}$
(c) $Z=1$
(d) $Z=0$
1.30 What are the minimum numbers of 2-to-1 multiplexers required to generate a two-input AND gate and a two-input XOR gate?
(a) 1 and 2
(b) 1 and 3
(c) 1 and 1
(d) 2 and 2
1.31 In the two-latch circuits shown in Fig. 1.111, the inputs $(P 1, P 2)$ for both the latches are first made ( 0 , $1)$ and then, after a few seconds, made $(1,1)$. The corresponding stable outputs $(Q 1, Q 2)$ are


FIGURE 1.111 Diagram for Problem 31
(a) NAND: first $(0,1)$ then $(0,1)$ NOR: first $(1,0)$ then $(0,0)$
(b)NAND: first $(1,0)$ then $(1,0)$ NOR: first $(1,0)$ then $(1,0)$
(c) NAND: first $(1,0)$ then $(1,0)$ NOR: first $(1,0)$ then $(0,0)$
(d)NAND: first $(1,0)$ then $(1,1)$ NOR: first $(0,1)$ then $(0,1)$
1.32 What are the counting states $(Q 1, Q 2)$ for the counter shown below?


FIGURE 1.112 Diagram for Problem 32
(a) $11,10,00,11,10, \cdots$
(b) $01,10,11,00,01, \cdots$
(c) $00,11,01,10,00, \cdots$
(d) $01,10,00,01,10, \cdots$
1.33 Which of the following Boolean expression correctly represents the relation between $P, Q, R$, and $M 1$ ?


FIGURE 1.113 Diagram for Problem 33
(a) $M 1=(P$ OR $Q) \mathrm{XOR} R$
(b) $M 1=(P$ AND $Q)$ XOR $R$
(c) $M 1=(P$ NOR $Q) \mathrm{XOR} R$
(d) $M 1=(P$ XOR $Q)$ XOR $R$
1.34 For the circuit shown in Fig. 1.114, $I_{0}-I_{3}$ are inputs to the $4: 1$ multiplexer. $R(\mathrm{MSB})$ and $S$ are control bits.


FIGURE 1.114 Diagram for Problem 34
The output $Z$ can be represented by
(a) $P Q+P \bar{Q} S+\bar{Q} \bar{R} \bar{S}$
(b) $P \bar{Q}+P Q \bar{R}+\bar{P} \bar{Q} \bar{S}$
(c) $P \bar{Q} \bar{R}+\bar{P} Q R+P Q R S+\bar{Q} \bar{R} \bar{S}$
(d) $P Q \bar{R}+P Q R \bar{S}+P \bar{Q} \bar{R} S+\bar{Q} \bar{R} \bar{S}$
1.35 For each of the positive edge-triggered JK flip-flop used in Fig. 1.115, the propagation delay is $\Delta T$.


FIGURE 1.115 Diagram for Problem 35

Which of the following waveforms shown in Fig. 1.116 correctly represent the output at $Q 1$ ?
a)

b)

c)

d)


FIGURE 1.116 Waveforms for Problem 35
1.36 For the circuit shown in Fig. 1.117, $D$ has a transition from 0 to 1 after CLK changes from 1 to 0 . Assume gate delays to be negligible.


FIGURE 1.117 Waveforms for Problem 36
Which of the following statement is true?
(a) $Q$ goes to 1 at the CLK transition and stays at 1 .
(b) $Q$ goes to 0 at the CLK transition and stays at 0 .
(c) $Q$ goes to 1 at the CLK transition and goes to 0 when $D$ goes to 1 .
(d) $Q$ goes to 0 at the CLK transition and goes to 1 when $D$ goes to 1 .
1.37 The Boolean function $Y=A B+C D$ is to be realized using only two-input NAND gates. The minimum number of gate required is
(a) 2
(b) 3
(c) 4
(d) 5
1.38 In the circuit shown in Fig. 1.118, $X$ is given by


FIGURE 1.118 Waveforms for Problem 38
(a) $X=A \bar{B} \bar{C}+\bar{A} B \bar{C}+\bar{A} \bar{B} C+A B C$
(b) $X=\bar{A} B \bar{C}+A \bar{B} C+A B \bar{C}+\bar{A} \bar{B} \bar{C}$
(c) $X=A B+B C+A C$
(d) $X=\bar{A} \bar{B}+\bar{B} \bar{C}+\bar{A} \bar{C}$
1.39 The following binary values were applied to the $X$ and $Y$ inputs of the NAND latch shown in Fig. 1.119 in the sequence indicated below: $X=0, Y=1 ; X=0, Y$ $=0 ; X=1, Y=1$. The corresponding stable $P, Q$ outputs will be


FIGURE 1.119 Waveforms for Problem 39
(a) $P=1, Q=0 ; P=1, Q=0 ; P=1, Q=0$ or $P=0, Q=1$
(b) $P=1, Q=0 ; P=0, Q=1$ or $P=0, Q=1$; $P=0, Q=1$
(c) $P=1, Q=0 ; P=1, Q=1 ; P=1, Q=0$ or $P=0, Q=1$
(d) $P=1, Q=0 ; P=1, Q=1 ; P=1, Q=1$
1.40 For the circuit shown in Fig. 1.120, the counter state (Q1Q0) follows the sequence


FIGURE 1.120 Waveforms for Problem 40
(a) $00,01,10,11,00, \ldots$
(b) $00,01,10,00,10, \ldots$
(c) $00,01,11,00,01, \cdots$
(d) $00,10,11,00,10, \ldots$

## State True or False

1.1 Barrel shifter is a sequential circuit.
1.2 In Moore state machine, the outputs are determined by only the internal states.
1.3 Setup time is the time after the clock transition when data must not change.
1.4 The outputs toggle in a T flip-flop when its T-input is at logic 1 .
1.5 Ripple counter is an asynchronous counter.

## Short-answer Type Questions

1.1 Design a 4:16 decoder using 3:8 decoders.
1.2 Implement two-input XOR function using minimum number of two-input NAND gates.
1.3 Design a full-subtractor using 4:1 multiplexer.
1.4 Perform the conversion from SR to JK flip-flop.
1.5 Realize a full-subtractor using only NOR gates.
1.6 Draw a BCD adder circuit to add two BCD numbers maximum up to 9 . The outputs of this adder should also be in BCD.
1.7 Construct a 2-bit comparator using only decoder.
1.8 What is the main difference between a latch and a flip-flop?
1.9 Design a full-adder using 3:8 decoder and other logic gates.
1.10 Explain the race-around condition of JK flip-flop.

## Long-answer Type Questions

1.1 (a) Design a mod-10 synchronous binary up-counter using JK flip-flop and other necessary gates. (b)
Calculate the propagation delay for 4 -bit synchronous binary up-counter when JK flip-flops are connected in series and parallel. Given that the propagation
delay of the flip-flop is 30 ns and the other logic gates have equal propagation delay of 20 ns .
1.2 (a) Draw the circuit for a 4 -bit Johnson counter using D flip-flop and explain its operation. Draw its timing diagram. How does the timing diagram differ from that of a Ring counter? (b) Perform the conversion from D flip-flop to JK flip-flop.
1.3 (a) Distinguish between ROM, PLA, and PAL. (b)

Design a combinational circuit using an $8 \times 4$ ROM that accepts a 3 -bit number and generates an output binary number equal to the square of the input number. (c) Draw a logic diagram of master-slave JK flip-flop. Why is it called so?
(a) Write down the difference between combinational logic circuit and sequential logic circuit. (b) Design a mod-14 asynchronous up/down counter using JK flip-flop.
(a) Design a combinational circuit that accepts a BCD input and generates Excess-3 as output using ROM. (b) Design and explain the operation of a 4-bit universal register.
1.6 (a) Write down the excitation table of JK and D flip-flops. Derive the excitation equation for these flip-flops. (b) Design a full-subtractor using a full-adder and NOT gates.
1.7 Obtain the ASM chart for the following state transitions: (a) If $x=0$, control goes from state $S 1$ to state $S 2$; if $x=1$, generate a conditional operation and go from $S 1$ to $S 2$. (b) If $x=1$, control goes from $S 1$ to $S 2$ and then to $S 3$; if $x=0$, control goes from $S 1$ to $S 3$. (c) Start from state $S 1$; then: if $x y=00$, go to state $S 2$; if $x y=01$, go to state $S 3$; if $x y=10$, go to state $S 1$; otherwise, go to state $S 3$.
1.8 Design a mod-8 up/down counter.

## ANSWERS

Fill in the Blanks

| 1.1 | 1.2 | 1.3 | 1.4 | 1.5 |
| :---: | :---: | :---: | :---: | :---: |
| (c) | (b) | (a) | (b) | (a) |

Multiple-choice Type Questions

| 1.1 | 1.2 | 1.3 | 1.4 | 1.5 | 1.6 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $(\mathrm{~b})$ | $(\mathrm{a})$ | $(\mathrm{a})$ | $(\mathrm{a})$ | $(\mathrm{a})$ | $(\mathrm{a})$ |
| 1.7 | 1.8 | 1.9 | 1.10 | 1.11 | 1.12 |
| (a) | (c) | (c) | (d) | (b) | (b) |
| 1.13 | 1.14 | 1.15 | 1.16 | 1.17 | 1.18 |
| (d) | (b) | (d) | (d) | (b) | (c) |
| 1.19 | 1.20 | 1.21 | 1.22 | 1.23 | 1.24 |
| (b) | (b) | (b) | (d) | (a) | (d) |
| 1.25 | 1.26 | 1.27 | 1.28 | 1.29 | 1.30 |
| (d) | (d) | (d) | (d) | (d) | (a) |
| 1.31 | 1.32 | 1.33 | 1.34 | 1.35 | 1.36 |
| (c) | (c) | (d) | (a) | (b) | (a) |
| 1.37 | 1.38 | 1.39 | 1.40 |  |  |
| (b) | (a) | (c) | (b) |  |  |

## True or False

| 1.1 | 1.2 | 1.3 | 1.4 | 1.5 |
| :---: | :---: | :---: | :---: | :---: |
| $(\mathrm{f})$ | $(\mathrm{t})$ | $(\mathrm{f})$ | $(\mathrm{t})$ | $(\mathrm{t})$ |

