Microelectronic Circuits Theory and Applications

7TH EDITION South Asia Edition

ADEL S. SEDRA University of Waterloo

KENNETH C. SMITH University of Toronto

Adapted by ARUN N. CHANDORKAR Indian Institute of Technology Bombay





Oxford University Press is a department of the University of Oxford. It furthers the University's objective of excellence in research, scholarship, and education by publishing worldwide. Oxford is a registered trademark of Oxford University Press in the UK and in certain other countries.

Published in India by Oxford University Press India YMCA Library Building, 1 Jai Singh Road, New Delhi 110001, India

© Oxford University Press India, 2009, 2013, 2017

The moral rights of the author/s have been asserted.

First Indian Edition published in 2009 Second Indian Edition published in 2013 Third Indian Edition published in 2017

Microelectronic Circuits, International Seventh Edition (ISBN: 9780199339143) was originally published in English in 2016 by Oxford University Press USA, 198 Madison Avenue, New York, NY 10016. This adapted edition is published in arrangement with Oxford University Press. Oxford University Press India is solely responsible for this adaptation from the original work. Copyright © 2016 by Oxford University Press

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, without the prior permission in writing of Oxford University Press, or as expressly permitted by law, by licence, or under terms agreed with the appropriate reprographics rights organization. Enquiries concerning reproduction outside the scope of the above should be sent to the Rights Department, Oxford University Press, at the address above.

> You must not circulate this work in any other form and you must impose this same condition on any acquirer.

Multisim and National Instruments are trademarks of National Instruments Corporation. PSpice is a trademark of Cadence Design Systems, Inc. This book is a product of Oxford University Press India, not National Instruments or Cadence Design Systems. Oxford University Press India is solely responsible for the book and its content.

This edition of the text has been adapted and customized for South and South-East Asia. Nor for sale in the USA, Canada, and the UK

> ISBN-13: 978-0-19-947629-9 ISBN-10: 0-19-947629-2

Typeset in Times New Roman by Cameo Corporate Services Limited, Chennai Printed in India by Repro India Ltd, Navi Mumbai

Third-party website addresses mentioned in this book are provided by Oxford University Press in good faith and for information only. Oxford University Press disclaims any responsibility for the material contained therein.

Preface

This adapted version of *Microelectronic Circuits*, international seventh edition, is intended as a text for the core courses in electronic circuits taught to students pursuing an undergraduate or a postgraduate degree in electrical and electronics engineering. It should also prove useful to engineers and other professionals wishing to update their knowledge through self-study.

As was the case with the first six editions, the objective of this book is to develop in the reader the ability to analyze and design electronic circuits, both analog and digital, discrete and integrated. While the application of integrated circuits is covered, emphasis is placed on transistor circuit design. This is done because of our belief that even if the majority of those studying this book were not to pursue a career in IC design, knowledge of what is inside the IC package would enable intelligent and innovative application of such chips. Furthermore, with the advances in VLSI technology and design methodology, IC design itself has become accessible to an increasing number of engineers.

Prerequisites

The prerequisite for studying the material in this book is a first course in circuit analysis. As a review, some linear circuits material is included here in the appendices: specifically, two-port network parameters in Appendix C; some useful network theorems in Appendix D; single-time-constant circuits in Appendix E; and *s*-domain analysis in Appendix F. In addition, a number of relevant circuit analysis problems are included at the beginning of the end-of-chapter problems section of Chapter 1. No prior knowledge of physical electronics is assumed. All required semiconductor device physics is included, and Appendix A provides a brief description of IC fabrication. All these appendices can be found on the Oxford University Press India (OUPI)'s website.

Emphasis on Design

It has been our philosophy that circuit design is best taught by pointing out the various tradeoffs available in selecting a circuit configuration and in selecting component values for a given configuration. The emphasis on design has been retained in this edition. In addition to design examples, and designoriented exercises and end-of-chapter problems (indicated with a D), the book includes an extensive appendix (Appendix B on the OUPI website) where a large number of simulation and design examples are presented. These emphasize the use of SPICE, the most valuable circuit-design aid.

New to This Edition

While maintaining the philosophy and pedagogical approach of the first six editions, several changes have been made to both organization and coverage. Our goal in making structural changes has been to

increase modularity and thus flexibility for the instructor, without causing disturbance to courses currently using the sixth edition. Changes in coverage are necessitated by the continuing advances in technology which make some topics of greater relevance and others of less interest. As well, advances in IC process technology require that the numbers used in the examples, exercises and end-of-chapter problems be updated to reflect the parameters of newer generations of IC technologies (e.g., some problems utilize the parameters of the 65-nm CMOS process). This ensures that students are acquiring a real-world perspective on technology.

To improve presentation, a number of chapters and sections have been rewritten for greater clarity. Specific, noteworthy changes are:

- 1. New End-of-Chapter Problems and a New Instructor's Solutions Manual. The number of the end-of-chapter problems has been increased. The new Instructor's Solutions Manual is written by Adel Sedra.
- 2. Expand-Your-Perspective Notes. This is a new feature providing historical and application perspectives. About two such notes are included in each chapter. Most are focused on notable circuit engineers and key inventions.
- **3. Improved Structural Organization.** The content of the book has been restructured by dividing it into four parts. In Part I, Operational Amplifiers (Chapter 2) is discussed before diodes and transistors. This provides readers with opportunity to work and experiment with nontrivial circuits. Part II of the book focuses on analog integrated circuits and Part IV on digital integrated circuits. Part III contains specialized application of the material presented in Parts I and II.
- 4. Greater Flexibility in Presenting the MOSFET and the BJT. Two short and completely parallel chapters present the BJT (Chapter 4) and the MOSFET (Chapter 5). Here the focus is on the device structure and its physical operation, its current–voltage characteristics, and its application in dc circuits. The order of coverage of these two chapters is entirely at the instructor's discretion as they have been written to be completely independent of each other.
- **5.** A Unified Treatment of Transistor Amplifiers. The heart of a first course in electronics is the study of transistor amplifiers. The seventh edition provides a new approach to this subject: A new Chapter 6 begins with the basic principles that underlie the operation of a transistor of either type as an amplifier, and presents such concepts as small-signal operation and modeling. This is followed by the classical configurations of transistor amplifiers, biasing methods, and practical discrete-circuit amplifiers. The combined presentation emphasizes the unity of the basic principles while allowing for separate treatment of the two device types where this is warranted. Very importantly, we are able to compare the two devices and to draw conclusions about their unique areas of application.
- 6. Improved Presentation of Cascoding. Chapter 7 dealing with the basic building blocks of IC amplifiers has been rewritten to improve presentation. Specifically, the development of cascoding and the key circuit building blocks, the cascode amplifier and the cascode current source, is now much clearer.
- **7.** Streamlined Presentation of Frequency Response. In order to keep the treatment of frequency response all together, a new Chapter 9 has been introduced which provides comprehensive coverage of frequency response analysis of amplifiers.
- 8. Clearer and Simplified Study of Feedback. The feedback chapter has been rewritten to improve, simplify and clarify the presentation of this key subject.
- **9.** Updated Treatment of Output Stages and Power Amplifiers. Here, we have updated the material on MOS power transistors and added a new section on the increasingly important class D switching power amplifier.

- **10.** A More Contemporary Approach to Operational Amplifier Circuits. While maintaining coverage of some of the enduring features and subcircuits of the classical 741 op amp, its total coverage is somewhat reduced to make room for modern IC op-amp design techniques.
- 11. Increased Emphasis on Integrated-Circuit Filters and Oscillators. A section on a popular approach to integrated-circuit filter design, namely, transconductance-C filters, has been added to Chapter 13. To make room for this new material, the subsection on stagger-tuned amplifiers has been removed and placed in Appendix H, on the OUPI website. The cross-coupled LC oscillator, popular in IC design, has been added to Chapter 14. The section on precision diode circuits has been removed but is still made available on the website.
- 12. Better Organized and Modernized Coverage of Digital IC Design. Significant improvements have been made to the brief but comprehensive coverage of digital IC design in Part IV. These include a better motivated study of CMOS logic circuits (Chapter 15) which now begins with logic gate circuits. The material on logic circuit technologies and design methodologies as well as the advanced topic of technology scaling and its implications has been moved to Chapter 16. This modularly structured chapter now deals with a selection of advanced and somewhat specialized topics. Since bipolar is hardly ever used in new digital design, coverage of ECL has been significantly reduced. Similarly, BiCMOS has become somewhat of a specialty topic and its coverage has been correspondingly reduced. Nevertheless, the complete material on both ECL and BiCMOS is now available on the website. Finally, we have added a new section on image sensors to Chapter 17 (Memory Circuits).
- **13.** A Useful and Insightful Comparison of the MOSFET and the BJT. This is now included in Appendix G, available on the website.
- 14. PSpice® Simulations (earlier available on the CD that accompanied the sixth edition). The PSpice solutions have been uploaded on the OUPI website from where these can be accessed easily.
- **15.** Multisim[™] Simulations. The website also provides Multisim solutions to the examples and end -of-chapter problems identified with a SIM icon.

Exercises and End-of-Chapter Problems

Over 475 exercises are integrated throughout the text. The answer to each exercise is given below the exercise so students can check their understanding of the material as they read. Solving these exercises should enable the reader to gauge his or her grasp of the preceding material. In addition, nearly 1400 end-ofchapter problems, 65% of which are new or revised in this edition, are provided. The problems are keyed to the individual chapter sections and their degree of difficulty is indicated by a rating system: difficult problems are marked with an asterisk (*); more difficult problems with two asterisks (**); and very difficult (and/or time-consuming) problems with three asterisks (***). We must admit, however, that this classification is by no means exact. Our rating no doubt depended to some degree on our thinking (and mood!) at the time a particular problem was created. Answers to selected problems are given in Appendix L, so students have a checkpoint to tell if they are working out the problems correctly. Complete solutions for all exercises and problems are included in the *Instructor's Solutions Manual*, which is available from the publisher to those instructors who adopt the book.

As in the previous six editions, many examples are included. The examples, and indeed most of the problems and exercises, are based on real circuits and anticipate the applications encountered in designing real-life circuits. This edition continues the use of numbered solution steps in the figures for many examples, as an attempt to recreate the dynamics of the classroom.

An Outline for the Reader

Part I, *Devices and Basic Circuits*, includes the most fundamental and essential topics for the study of electronic circuits. At the same time, it constitutes a complete package for a first course on the subject.

The book starts with an introduction to the basic concepts of electronics in **Chapter 1**. Signals, their frequency spectra, and their analog and digital forms are presented. Amplifiers are introduced as circuit building blocks and their various types and models are studied. This chapter also establishes some of the terminology and conventions used throughout the text.

The second part of the chapter provides an overview of semiconductor concepts at a level sufficient for understanding the operation of diodes and transistors in later chapters. Coverage of this material is useful in particular for students who have had no prior exposure to device physics. Even those with such a background would find a review of this material beneficial as a refresher. The instructor can choose to cover this material in class or assign it for outside reading.

Chapter 2 deals with operational amplifiers, their terminal characteristics, simple applications, and practical limitations. We chose to discuss the op amp as a circuit building block at this early stage simply because it is easy to deal with and because the student can experiment with op-amp circuits that perform nontrivial tasks with relative ease and with a sense of accomplishment. We have found this approach to be highly motivating to the student. We should point out, however, that part or all of this chapter can be skipped and studied at a later stage (for instance, in conjunction with Chapter 8, Chapter 10, and/or Chapter 12) with no loss of continuity.

The first electronic device, the diode, is studied in **Chapter 3**. The diode terminal characteristics, the circuit models that are used to represent it, and its circuit applications are presented. Depending on the time available in the course, some of the diode applications (e.g. Section 3.6) can be skipped. Also, the brief description of special diode types (Section 3.7) can be left for the student to read.

The foundation of electronic circuits is established by the study of the two transistor types in use today: the bipolar transistor in **Chapter 4** and the MOS transistor in **Chapter 5**. *These two chapters have been written to be completely independent of one another and thus can be studied in either order, as desired.* Furthermore, the two chapters have the same structure, making it easier and faster to study the second device, as well as to draw comparisons between the two device types.

Each of Chapters 4 and 5 begins with a study of the device structure and its physical operation, leading to a description of its terminal characteristics. Then, to allow the student to become very familiar with the operation of the transistor as a circuit element, a large number of examples are presented of dc circuits utilizing the device. The last section of each of Chapters 4 and 5 deals with second-order effects that are included for completeness, but that can be skipped if time does not permit detailed coverage.

The heart of a first course in electronics is the study of transistor amplifiers. **Chapter 6** (new to this edition) presents a unified treatment of the subject. It begins with the basic principles that underlie the operation of a transistor, of either type, as an amplifier, and proceeds to present the important concepts of small-signal operation and modeling. This is followed by a study of the basic configurations of single-transistor amplifiers. After a presentation of dc biasing methods, the chapter concludes with practical examples of discrete-circuit amplifiers. The combined presentation emphasizes the unity of the basic principles while allowing for separate treatment of the two device types where this is warranted.

Very importantly, we are able to compare the two devices and to draw conclusions about their unique areas of application.

After the study of Part I, the reader will be fully prepared to study either integrated-circuit amplifiers in Part II, or digital integrated circuits in Part IV.

Part II, *Integrated-Circuit Amplifiers*, is devoted to the study of practical amplifier circuits that can be fabricated in the integrated-circuit (IC) form. Its four chapters constitute a coherent treatment of IC amplifier design and can thus serve as the major part of a second course in electronic circuits.

Throughout Part II, both MOS and bipolar circuits are presented side-by-side. Because the MOSFET is by far the dominant device, its circuits are presented first. Bipolar circuits are discussed to the same depth but occasionally more briefly.

Beginning with a brief introduction to the philosophy of IC design, **Chapter 7** presents the basic circuit building blocks that are used in the design of IC amplifiers. These include current mirrors, current sources, gain cells, and cascode amplifiers.

The most important IC building block, the differential pair, is the main topic of **Chapter 8**. The last section of Chapter 8 is devoted to the study of multistage amplifiers.

Chapter 9 (new to this edition) presents a comprehensive treatment of the important subject of amplifier frequency response. Here, Sections 9.1, 9.2, and 9.3 contain essential material; Section 9.4 provides an in-depth treatment of very useful new tools; and Sections 9.5 through 9.8 present the frequency response analysis of a variety of amplifier configurations that can be studied as and when needed. A selection of the latter sections can be made depending on the time available and the instructor's preference.

The fourth of the essential topics of Part II, feedback, is the subject of **Chapter 10**. Both the theory of negative feedback and its application in the design of practical feedback amplifiers are presented. We also discuss the stability problem in feedback amplifiers and treat frequency compensation in some detail.

Part III, *Analog Integrated Circuits*, consists of four chapters, each of which represents a somewhat specialized application of the basic material presented in Parts I and II.

In **Chapter 11** we switch gears from dealing with small-signal amplifiers to those that are required to handle large signals and large amounts of power. Here we study the different amplifier classes—A, B, and AB—and their realization in bipolar and CMOS technologies. We also consider power BJTs and power MOSFETs, and study representative IC power amplifiers. A brief study of the increasingly popular class D amplifier is also presented. Depending on the availability of time, some of the later sections can be skipped in a first reading.

Chapter 12 brings together all the topics of Chapters 7 through 11 in an important application; namely, the design of operational-amplifier circuits. We study both CMOS and bipolar op amps. In the latter category, besides the classical and still timely 741 circuit, we present modern techniques for the design of low-voltage op amps (Section 12.4).

Chapter 13 deals with the design of filters, which are important building blocks of communication and instrumentation systems. A comprehensive, design-oriented treatment of the subject is presented. The material provided should allow the reader to perform a complete filter design, starting from specification and ending with a complete circuit realization. A wealth of design tables is included.

Chapter 14 deals with circuits for the generation of signals with a variety of waveforms: sinusoidal, square, and triangular. We also present circuits for the nonlinear shaping of waveforms.

Part IV, *Digital Integrated Circuits*, provides a brief but nonetheless comprehensive and sufficiently detailed study of digital IC design. Our treatment is almost self-contained, requiring for the most part only a thorough understanding of the MOSFET material presented in Chapter 5. Thus, Part IV can be

studied right after Chapter 5. The only exception to this is the last section in Chapter 16 which requires knowledge of the BJT (Chapter 4). Also, knowledge of the MOSFET internal capacitances (Section 9.2.2) will be needed.

Chapter 15 is the foundation of Part IV. It begins with the motivating topic of CMOS logic-gate circuits. Then, following a detailed study of digital logic inverters, we concentrate on the CMOS inverter; its static and dynamic characteristics and its design. Transistor sizing and power dissipation round out the topics of Chapter 15. The material covered in this chapter is the minimum needed to learn something meaningful about digital circuits.

Chapter 16 has a modular structure and presents six topics of somewhat advanced nature. It begins with a presentation of Moore's law and the technology scaling that has made the multi billion-transistor chip possible. This is followed by an overview of digital IC technologies, and the design methodologies that make the design of super-complex digital ICs feasible. Four different logic-circuit types are then presented. Only the last of these includes bipolar transistors.

Digital circuits can be broadly divided into logic and memory circuits. Chapter 17 deals with the latter.

Appendices. The twelve appendices contain much useful background and supplementary material. We wish to draw the reader's attention in particular to the first two: Appendix A provides a concise introduction to the important topic of IC fabrication technology including IC layout. Appendix B provides SPICE device models as well as a large number of design and simulation examples in PSpice® and MultisimTM. The examples are keyed to the book chapters. These appendices and a great deal more material on these simulation examples can be found on the OUPI website.

Online Resources

The following resources are available at https://india.oup.com/orcs/9780199476299 to support the faculty and students using this book.

For Faculty

- Instructor's Manual
- · PowerPoint-based Figure Slides
- Simulations in Multisim[™] and PSpice[®]

For Students

- Appendices and Additional Material
- Data Sheets
- Simulations in Multisim[™] and PSpice[®]

Adel S. Sedra Kenneth C. (KC) Smith (Late) Arun N. Chandorkar

BRIEF CONTENTS

Preface iii Acknowledgments ix Detailed Contents xiii

PART I DEVICES AND BASIC CIRCUITS 1

1 Electronics and Semiconductors 3

2 Operational Amplifiers 85

3 Diodes 163

4 Bipolar Junction Transistors (BJTs) 225

5 MOS Field-Effect Transistors (MOSFETs) 283

6 Transistor Amplifiers 335

PART II INTEGRATED-CIRCUIT AMPLIFIERS 457

7 Building Blocks of Integrated-Circuit Amplifiers 459 8 Differential and Multistage Amplifiers 535 9 Frequency Response 625

10 Feedback 725

PART III ANALOG INTEGRATED CIRCUITS 827

11 Output Stages and Power Amplifiers 829
 12 Operational-Amplifier Circuits 899
 13 Filters and Tuned Amplifiers 979
 14 Signal Generators and Waveform-Shaping Circuits 1061

PART IV DIGITAL INTEGRATED CIRCUITS 1121

15 CMOS Digital Logic Circuits 1123
16 Advanced Topics in Digital Integrated-Circuit Design 1191
17 Memory Circuits 1251

Appendices A–L

Index IN-1

DETAILED CONTENTS

Preface iii Acknowledgments ix Brief Contents xi

PART I DEVICES AND BASIC CIRCUITS

1 Electronics and Semiconductors

3

Introduction 4 1.1 Signals 4 1.2 Frequency Spectrum of Signals 7 1.3 Analog and Digital Signals 9 1.4 Amplifiers 12 1.4.1 Signal Amplification 12 1.4.2 Amplifier Circuit Symbol 13 1.4.3 Voltage Gain 13 1.4.4 Power Gain and Current Gain 1.4.5 Expressing Gain in Decibels 15 1.4.6 The Amplifier Power Supplies 15 1.4.7 Amplifier Saturation 17 1.4.8 Symbol Convention 17 1.5 Circuit Models for Amplifiers 19 1.5.1 Voltage Amplifiers 19 1.5.2 Cascaded Amplifiers 21 1.5.3 Other Amplifier Types 23 1.5.4 Relationships between the Four Amplifier Models 23 1.5.5 Determining R_i and R_o 24 1.5.6 Unilateral Models 25 1.6 Frequency Response of Amplifiers 27 1.6.1 Measuring the Amplifier Frequency Response 27 1.6.2 Amplifier Bandwidth 28 1.6.3 Evaluating the Frequency Response of Amplifiers 28 1.6.4 Single-Time-Constant Networks 29

1.6.5 Classification of Amplifiers Based on Frequency Response 35 1.7 Intrinsic Semiconductors 37 1.8 Doped Semiconductors 39 1.9 Current Flow in Semiconductors 42 1.9.1 Drift Current 42 1.9.2 Diffusion Current 45 1.9.3 Relationship between D and μ 47 1.10 The *pn* Junction 48 1.10.1 Physical Structure 48 1.10.2 Operation with Open-Circuit Terminals 48 1.11 The pn Junction with an Applied Voltage 55 1.11.1 Qualitative Description of Junction Operation 55 1.11.2 The Current–Voltage Relationship of the Junction 57 1.11.3 Reverse Breakdown 62 1.12 Capacitive Effects in the *pn* Junction 63 1.12.1 Depletion or Junction Capacitance 63 1.12.2 Diffusion Capacitance 64

2 Operational Amplifiers 85

Introduction 85 2.1 The Ideal Op Amp 86 2.1.1 The Op-Amp Terminals 86

xiii

1

2.1.2 Function and Characteristics of the Ideal Op Amp 87 2.1.3 Differential and Common-Mode Signals 88 2.2 The Inverting Configuration 90 2.2.1 The Closed-Loop Gain 90 2.2.2 Effect of Finite Open-Loop Gain 92 2.2.3 Input and Output Resistances 93 2.2.4 An Important Application—The Weighted Summer 96 2.3 The Noninverting Configuration 98 2.3.1 The Closed-Loop Gain 98 2.3.2 Effect of Finite Open-Loop Gain 99 2.3.3 Input and Output Resistances 100 2.3.4 The Voltage Follower 100 2.4 Difference Amplifiers 102 2.4.1 A Single-Op-Amp Difference Amplifier 102 2.4.2 Controlled Sources 106 2.4.3 A Superior Circuit—The Instrumentation Amplifier 109 2.5 Integrators and Differentiators 113 2.5.1 The Inverting Configuration with General Impedances 113 2.5.2 The Inverting Integrator 115 2.5.3 The Op-Amp Differentiator 120 2.6 DC Imperfections 122 2.6.1 Offset Voltage 122 2.6.2 Input Bias and Offset Currents 125 2.6.3 Effect of V_{os} and I_{os} on the Operation of the Inverting Integrator 128 2.7 Effect of Finite Open-Loop Gain and Bandwidth on Circuit Performance 129 2.7.1 Frequency Dependence of the Open-Loop Gain 129 2.7.2 Frequency Response of Closed-Loop Amplifiers 131 2.8 Large-Signal Operation of Op Amps 133 2.8.1 Output Voltage Saturation 133 2.8.2 Output Current Limits 133 2.8.3 Slew Rate 135 2.8.4 Full-Power Bandwidth 136 2.9 Non linear Function Operations 137 2.9.1 Logarithmic Amplifiers 138

2.9.2 Antilogarithmic Amplifiers 1412.9.3 Analog Multipliers 1422.10 Sample and Hold Circuits 143

3 Diodes

Introduction 163 3.1 The Ideal Diode 164 3.1.1 Current–Voltage Characteristic 164 3.1.2 A Simple Application: The Rectifier 165 3.1.3 Another Application: Diode Logic Gates 168 3.2 Terminal Characteristics of Junction Diodes 171 3.2.1 The Forward-Bias Region 171 3.2.2 The Reverse-Bias Region 175 3.2.3 The Breakdown Region 176 3.3 Modeling the Diode Forward Characteristic 176 3.3.1 The Exponential Model 176 3.3.2 Graphical Analysis Using the Exponential Model 177 3.3.3 Iterative Analysis Using the Exponential Model 177 3.3.4 The Need for Rapid Analysis 178 3.3.5 The Constant-Voltage-Drop Model 178 3.3.6 The Ideal-Diode Model 179 3.3.7 The Small-Signal Model 180 3.3.8 Use of the Diode Forward Drop in Voltage Regulation 184 3.4 Operation in the Reverse Breakdown Region—Zener Diodes 186 3.4.1 Specifying and Modeling the Zener Diode 187 3.4.2 Use of the Zener as a Shunt Regulator 188 3.4.3 Temperature Effects 190 3.4.4 A Final Remark 190 3.5 Rectifier Circuits 190 3.5.1 The Half-Wave Rectifier 191 3.5.2 The Full-Wave Rectifier 193

163

283

3.5.3 The Bridge Rectifier 194 3.5.4 The Rectifier with a Filter Capacitor—The Peak Rectifier 196 3.5.5 Precision Half-Wave Rectifier—The Superdiode 201 3.6 Limiting and Clamping Circuits 202 3.6.1 Limiter Circuits 202 3.6.2 The Clamped Capacitor or DC Restorer 205 3.6.3 The Voltage Doubler 206 3.7 Special Diode Types 207 3.7.1 The Schottky-Barrier Diode (SBD) 207 3.7.2 Varactors 208 3.7.3 Photodiodes 208 3.7.4 Light-Emitting Diodes (LEDs) 209

4 Bipolar Junction Transistors (BJTs)

Introduction 225

- 4.1 Device Structure and Physical Operation 226
 - 4.1.1 Simplified Structure and Modes of Operation 226
 - 4.1.2 Operation of the *npn* Transistor in the Active Mode 227

225

- 4.1.3 Structure of Actual Transistors 234
- 4.1.4 Operation in the Saturation Mode 235 4.1.5 The *pnp* Transistor 237
- 4.2 Current–Voltage Characteristics 239
 - 4.2.1 Circuit Symbols and Conventions 239
 - 4.2.2 Graphical Representation of Transistor Characteristics 243
 - 4.2.3 Dependence of i_c on the Collector Voltage—The Early Effect 244
 - 4.2.4 An Alternative Form of the Common-Emitter Characteristics 247
- 4.3 BJT Circuits at DC 251
- 4.4 Transistor Breakdown and Temperature Effects 267
 - 4.4.1 Transistor Breakdown 267
 - 4.4.2 Dependence of β on I_c and Temperature 269

5 MOS Field-Effect Transistors (MOSFETs)

Introduction 283 5.1 Device Structure and Physical Operation 284 5.1.1 Device Structure 284 5.1.2 Operation with Zero Gate Voltage 286 5.1.3 Creating a Channel for Current Flow 286 5.1.4 Applying a Small v_{DS} 288 5.1.5 Operation as v_{DS} Is Increased 290 5.1.6 Operation for $v_{DS} \ge V_{OV}$: **Channel Pinch-Off and Current** Saturation 292 5.1.7 The *p*-Channel MOSFET 295 5.1.8 Complementary MOS or CMOS 296 5.1.9 Operating the MOS Transistor in the Subthreshold Region 297 5.2 Current–Voltage Characteristics 297 5.2.1 Circuit Symbol 297 5.2.2 The $i_D - v_{DS}$ Characteristics 298 5.2.3 The $i_D - v_{GS}$ Characteristic 299 5.2.4 Finite Output Resistance in Saturation 303 5.2.5 Characteristics of the *p*-Channel MOSFET 305 5.3 MOSFET Circuits at DC 307 5.4 The Body Effect and Other Topics 317 5.4.1 The Role of the Substrate—The Body Effect 317 5.4.2 Temperature Effects 318 5.4.3 Breakdown and Input Protection 318 5.4.4 Velocity Saturation 319 5.4.5 The Depletion-Type MOSFET 319 5.5 Introduction to MOSFET Scaling 320

6 Transistor Amplifiers 335

Introduction 335 6.1 Basic Principles 336 6.1.1 The Basis for Amplifier Operation 336 6.1.2 Obtaining a Voltage Amplifier 337 6.1.3 The Voltage-Transfer Characteristic (VTC) 337

- 6.1.4 Obtaining Linear Amplification by Biasing the Transistor 339 6.1.5 The Small-Signal Voltage Gain 341 6.1.6 Determining the VTC by Graphical Analysis 347 6.1.7 Deciding on a Location for the Bias Point O 348 6.2 Small-Signal Operation and Models 348 6.2.1 The MOSFET Case 349 6.2.2 The BJT Case 362 6.2.3 Summary Tables 379 6.3 Basic Configurations 380 6.3.1 The Three Basic Configurations 382 6.3.2 Characterizing Amplifiers 383 6.3.3 The Common-Source (CS) and Common-Emitter (CE) Amplifiers 385 6.3.4 The Common-Source (Common-Emitter) Amplifier with a Source (Emitter) Resistance 389
 - 6.3.5 The Common-Gate (CG) and the Common-Base (CB) Amplifiers 395
- PART II INTEGRATED-CIRCUIT AMPLIFIERS

7 Building Blocks of Integrated-Circuit Amplifiers 459

- Introduction 459
- 7.1 IC Design Philosophy 460
- 7.2 IC Biasing—Current Sources, Current Mirrors, and Current-Steering Circuits 461
 - 7.2.1 The Basic MOSFET Current Source 462
 - 7.2.2 MOS Current-Steering Circuits 464
 - 7.2.3 BJT Circuits 466
 - 7.2.4 Small-Signal Operation of Current Mirrors 471
- 7.3 The Basic Gain Cell 473
 - 7.3.1 The CS and CE Amplifiers with Current-Source Loads 473
 - 7.3.2 The Intrinsic Gain 474
 - 7.3.3 Effect of the Output Resistance of the Current-Source Load 477
 - 7.3.4 Increasing the Gain of the Basic Cell 484

- 6.3.6 The Source and Emitter Followers 399 6.3.7 Summary Tables and Comparisons 407 6.3.8 When and How to Include the Output Resistance r_o 408 6.4 Biasing 409 6.4.1 The MOSFET Case 410 6.4.2 The BJT Case 415 6.5 Discrete-Circuit Amplifiers 420 6.5.1 A Common-Source (CS) Amplifier 421 6.5.2 A Common-Emitter (CE) Amplifier 423 6.5.3 A Common-Emitter Amplifier with an Emitter Resistance R_e 424 6.5.4 A Common-Base (CB) Amplifier 426 6.5.5 An Emitter Follower 427 6.5.6 The Amplifier Frequency Response 429
- 7.4 The Common-Gate and Common-Base Amplifiers 485
 7.4.1 The CG Circuit 485
 7.4.2 Output Resistance of a CS Amplifier with a Source Resistance 488
 7.4.3 The Body Effect 489
 7.4.4 The CB Circuit 489
 7.4.5 Output Resistance of an Emitter-Degenerated CE Amplifier 491
 7.5 The Cascode Amplifier 492
 7.5.1 Cascoding 492
 7.5.2 The MOS Cascode Amplifier 493
 7.5.3 Distribution of Voltage Gain in a Cascode Amplifier 497

457

- 7.5.4 Double Cascoding 499
- 7.5.5 The Folded Cascode 500
- 7.5.6 The BJT Cascode 500
- 7.6 Current-Mirror Circuits with Improved Performance 502
 - 7.6.1 Cascode MOS Mirrors 502
 - 7.6.2 The Wilson Current Mirror 503

625

7.6.3 The Wilson MOS Mirror 505
7.6.4 The Widlar Current Source 507
7.7 Some Useful Transistor Pairings 509
7.7.1 The CC-CE, CD-CS, and CD-CE Configurations 509
7.7.2 The Darlington Configuration 512
7.7.3 The CC-CB and CD-CG Configurations 513

8 Differential and Multistage Amplifiers

535

Introduction 535 8.1 The MOS Differential Pair 536 8.1.1 Operation with a Common-Mode Input Voltage 536 8.1.2 Operation with a Differential Input Voltage 540 8.1.3 Large-Signal Operation 542 8.1.4 Small-Signal Operation 545 8.1.5 The Differential Amplifier with Current-Source Loads 550 8.1.6 Cascode Differential Amplifier 551 8.2 The BJT Differential Pair 552 8.2.1 Basic Operation 552 8.2.2 Input Common-Mode Range 554 8.2.3 Large-Signal Operation 555 8.2.4 Small-Signal Operation 556 8.3 Common-Mode Rejection 564 8.3.1 The MOS Case 564 8.3.2 The BJT Case 570 8.4 DC Offset 573 8.4.1 Input Offset Voltage of the MOS Differential Amplifier 573 8.4.2 Input Offset Voltage of the Bipolar Differential Amplifier 576 8.4.3 Input Bias and Offset Currents of the Bipolar Differential Amplifier 578 8.4.4 A Concluding Remark 579 8.5 The Differential Amplifier with a Current-Mirror Load 579 8.5.1 Differential-to-Single-Ended Conversion 580 8.5.2 The Current-Mirror-Loaded MOS Differential Pair 580 8.5.3 Differential Gain of the Current-Mirror-Loaded MOS Pair 581

8.5.4 The Bipolar Differential Pair with a Current-Mirror Load 585
8.5.5 Common-Mode Gain and CMRR 588
8.6 Multistage Amplifiers 592
8.6.1 A Two-Stage CMOS Op Amp 593
8.6.2 A Bipolar Op Amp 597

9 Frequency Response

Introduction 625 9.1 Low-Frequency Response of Discrete-Circuit Common-Source and Common-Emitter Amplifiers 627 9.1.1 The CS Amplifier 627 9.1.2 The Method of Short-Circuit Time Constants 634 9.1.3 The CE Amplifier 634 9.2 Internal Capacitive Effects and the High-Frequency Model of the MOSFET and the BJT 638 9.2.1 The MOSFET 638 9.2.2 The BJT 643 9.3 High-Frequency Response of the CS and CE Amplifiers 647 9.3.1 The Common-Source Amplifier 648 9.3.2 The Common-Emitter Amplifier 653 9.3.3 Miller's Theorem 656 9.3.4 Frequency Response of the CS Amplifier When R_{sig} Is Low 660 9.4 Useful Tools for the Analysis of the High-Frequency Response of Amplifiers 663 9.4.1 The High-Frequency Gain Function 663 9.4.2 Determining the 3-dB Frequency f_H 664 9.4.3 The Method of Open-Circuit Time Constants 666 9.4.4 Application of the Method of Open-Circuit Time Constants to the CS Amplifier 667 9.4.5 Application of the Method of Open-

9.4.5 Application of the Method of Open-Circuit Time Constants to the CE Amplifier 671 9.5 High-Frequency Response of the Common-Gate and Cascode Amplifiers 672 9.5.1 High-Frequency Response of the CG Amplifier 672 9.5.2 High-Frequency Response of the MOS Cascode Amplifier 677 9.5.3 High-Frequency Response of the Bipolar Cascode Amplifier 682 9.6 High-Frequency Response of the Source and Emitter Followers 683 9.6.1 The Source-Follower Case 683 9.6.2 The Emitter-Follower Case 689 9.7 High-Frequency Response of Differential Amplifiers 690 9.7.1 Analysis of the Resistively Loaded MOS Amplifier 690 9.7.2 Analysis of the Current-Mirror-Loaded MOS Amplifier 693 9.8 Other Wideband Amplifier Configurations 698 9.8.1 Obtaining Wideband Amplification by Source and Emitter Degeneration 698 9.8.2 The CD-CS, CC-CE, and CD-CE Configurations 701 9.8.3 The CC-CB and CD-CG

Configurations 705

725

10 Feedback

Introduction 725 10.1 The General Feedback Structure 726 10.1.1 Signal-Flow Diagram 726 10.1.2 The Closed-Loop Gain 727 10.1.3 The Loop Gain 728 10.1.4 Summary 732 10.2 Some Properties of Negative Feedback 732 10.2.1 Gain Desensitivity 732 10.2.2 Bandwidth Extension 733 10.2.3 Interference Reduction 734 10.2.4 Reduction in Nonlinear Distortion 736 10.3 The Feedback Voltage Amplifier 737 10.3.1 The Series-Shunt Feedback Topology 737

10.3.2 Examples of Series-Shunt Feedback Amplifiers 738 10.3.3 Analysis of the Feedback Voltage Amplifier Utilizing the Loop Gain 740 10.3.4 A Final Remark 745 10.4 Systematic Analysis of Feedback Voltage Amplifiers 745 10.4.1 The Ideal Case 745 10.4.2 The Practical Case 747 10.5 Other Feedback-Amplifier Types 756 10.5.1 Basic Principles 756 10.5.2 The Feedback Transconductance Amplifier (Series–Series) 759 10.5.3 The Feedback Transresistance Amplifier (Shunt–Shunt) 770 10.5.4 The Feedback Current Amplifier (Shunt-Series) 778 10.6 Summary of the Feedback Analysis Method 784 10.7 The Stability Problem 784 10.7.1 Transfer Function of the Feedback Amplifier 784 10.7.2 The Nyquist Plot 786 10.8 Effect of Feedback on the Amplifier Poles 787 10.8.1 Stability and Pole Location 788 10.8.2 Poles of the Feedback Amplifier 789 10.8.3 Amplifier with a Single-Pole Response 789 10.8.4 Amplifier with a Two-Pole Response 790 10.8.5 Amplifiers with Three or More Poles 794 10.9 Stability Study Using Bode Plots 796 10.9.1 Gain and Phase Margins 796 10.9.2 Effect of Phase Margin on Closed-Loop Response 796 10.9.3 An Alternative Approach for Investigating Stability 797 10.10 Frequency Compensation 800 10.10.1 Theory 800 10.10.2 Implementation 800 10.10.3 Miller Compensation and Pole Splitting 802

PART III ANALOG INTEGRATED CIRCUITS

829

11 Output Stages and Power Amplifiers

Introduction 829 11.1 Classification of Output Stages 830 11.2 Class A Output Stage 831 11.2.1 Transfer Characteristic 832 11.2.2 Signal Waveforms 833 11.2.3 Power Dissipation 834 11.2.4 Power-Conversion Efficiency 835 11.2.5 Transformer-Coupled Power Amplifiers 836 11.2.6 Class B Transformer-Coupled Amplifier 838 11.3 Class B Output Stage 840 11.3.1 Circuit Operation 840 11.3.2 Transfer Characteristic 840 11.3.3 Power-Conversion Efficiency 841 11.3.4 Power Dissipation 842 11.3.5 Reducing Crossover Distortion 844 11.3.6 Single-Supply Operation 845 11.4 Class AB Output Stage 845 11.4.1 Circuit Operation 845 11.4.2 Output Resistance 846 11.5 Biasing the Class AB Circuit 849 11.5.1 Biasing Using Diodes 849 11.5.2 Biasing Using the V_{BF} Multiplier 851 11.6 Variations on the Class AB Configuration 853 11.6.1 Use of Input Emitter Followers 853 11.6.2 Use of Compound Devices 854 11.6.3 Short-Circuit Protection 856 11.6.4 Thermal Shutdown 857 11.7 CMOS Class AB Output Stages 857 11.7.1 The Classical Configuration 857 11.7.2 An Alternative Circuit Utilizing Common-Source Transistors 859 11.8 Class C Output Stage 866 11.8.1 Efficiency of Class C Amplifier 867

11.9 IC Power Amplifiers 868
11.9.1 A Fixed-Gain IC Power Amplifier 869
11.9.2 The Bridge Amplifier 872
11.10 Class D Power Amplifiers 873
11.11 Class S Output Stage 877
11.12 Power Transistors 877
11.12.1 Packages and Heat Sinks 877
11.12.2 Power BJTs 878
11.12.3 Power MOSFETs 880
11.12.4 Thermal Considerations 882

12 Operational-Amplifier Circuits

899

Introduction 899 12.1 The Two-Stage CMOS Op Amp 900 12.1.1 The Circuit 900 12.1.2 Input Common-Mode Range and Output Swing 901 12.1.3 DC Voltage Gain 901 12.1.4 Common-Mode Rejection Ratio (CMRR) 905 12.1.5 Frequency Response 905 12.1.6 Slew Rate 909 12.1.7 Power-Supply Rejection Ratio (PSRR) 910 12.1.8 Design Trade-Offs 911 12.1.9 A Bias Circuit for the Two-Stage CMOS Op Amp 912 12.2 The Folded-Cascode CMOS Op Amp 918 12.2.1 The Circuit 918 12.2.2 Input Common-Mode Range and Output Swing 920 12.2.3 Voltage Gain 921 12.2.4 Frequency Response 922 12.2.5 Slew Rate 923 12.2.6 Increasing the Input Common-Mode Range: Rail-to-Rail Input Operation 925

827

12.2.7 Increasing the Output Voltage Range: The Wide-Swing Current Mirror 927 12.3 The 741 BJT Op Amp 928 12.3.1 The 741 Circuit 928 12.3.2 DC Analysis 932 12.3.3 Small-Signal Analysis 937 12.3.4 Frequency Response 949 12.3.5 Slew Rate 951 12.4 Modern Techniques for the Design of BJT Op Amps 952 12.4.1 Special Performance Requirements 952 12.4.2 Bias Design 953 12.4.3 Design of the Input Stage to Obtain Rail-to-Rail V_{ICM} 955 12.4.4 Common-Mode Feedback to Control the DC Voltage at the Output of the Input Stage 960 12.4.5 Output-Stage Design for Near Rail-to-Rail Output Swing 964 12.4.6 Concluding Remark 968

13 Filters and Tuned Amplifiers

979

Introduction 980 13.1 Filter Transmission, Types, and Specification 980 13.1.1 Filter Transmission 980 13.1.2 Filter Types 981 13.1.3 Filter Specification 982 13.2 The Filter Transfer Function 984 13.3 Butterworth and Chebyshev Filters 987 13.3.1 The Butterworth Filter 987 13.3.2 The Chebyshev Filter 990 13.4 First-Order and Second-Order Filter Functions 994 13.4.1 First-Order Filters 994 13.4.2 Second-Order Filter Functions 997 13.5 The Second-Order LCR Resonator 1002

13.5.1 The Resonator Natural Modes 1002

- 13.5.2 Realization of Transmission Zeros 1003
- 13.5.3 Realization of the Low-Pass Function 1003
- 13.5.4 Realization of the High-Pass Function 1005
- 13.5.5 Realization of the Bandpass Function 1005
- 13.5.6 Realization of the Notch Functions 1005
- 13.5.7 Realization of the All-Pass Function 1006
- 13.6 Second-Order Active Filters Based on Inductor Replacement 1007
 - 13.6.1 The Antoniou Inductance-Simulation Circuit 1007
 - 13.6.2 The Op Amp–RC Resonator 1009
 - 13.6.3 Realization of the Various Filter Types 1010
 - 13.6.4 The All-Pass Circuit 1010
- 13.7 Second-Order Active Filters Based on the Two-Integrator-Loop Topology 1015
 - 13.7.1 Derivation of the Two-Integrator-Loop Biquad 1015
 - 13.7.2 Circuit Implementation 1017
 - 13.7.3 An Alternative Two-Integrator-Loop Biquad Circuit 1019
 - 13.7.4 Final Remarks 1020
- 13.8 Single-Amplifier Biquadratic Active Filters 1021
 - 13.8.1 Synthesis of the Feedback Loop 1021
 - 13.8.2 Injecting the Input Signal 1024
 - 13.8.3 Generation of Equivalent Feedback Loops 1025
- 13.9 Sensitivity 1029
- 13.10 Transconductance-C Filters 1031
 - 13.10.1 Methods for IC Filter Implementation 1032
 - 13.10.2 Transconductors 1032
 - 13.10.3 Basic Building Blocks 1033

- 13.10.4 Second-Order G_m -C Filter 1035 13.11 Switched-Capacitor Filters 1038 13.11.1 The Basic Principle 1038 13.11.2 Practical Circuits 1040 13.11.3 Final Remarks 1043 13.12 Tuned Amplifiers 1043 13.12.1 The Basic Principle 1044 13.12.2 Inductor Losses 1045 13.12.3 Use of Transformers 1046 13.12.4 Amplifiers with Multiple Tuned Circuits 1048 13.12.5 The Cascode and the CC-CB Cascade 1049
 - 13.12.6 Synchronous Tuning and Stagger Tuning 1050

14 Signal Generators and Waveform-Shaping Circuits 1061

Introduction 1061

14.1 Basic Principles of Sinusoidal Oscillators 1062 14.1.1 The Oscillator Feedback Loop 1062 14.1.2 The Oscillation Criterion 1063 14.1.3 Analysis of Oscillator Circuits 1064 14.1.4 Nonlinear Amplitude Control 1067 14.1.5 A Popular Limiter Circuit for Amplitude Control 1068 1069 14.2 Op Amp-RC Oscillator Circuits 14.2.1 The Wien-Bridge Oscillator 1070 14.2.2 The Phase-Shift Oscillator 1073 14.2.3 The Quadrature Oscillator 1079 14.2.4 The Active-Filter-Tuned Oscillator 1081 14.2.5 A Final Remark 1082 14.3 LC and Crystal Oscillators 1082 14.3.1 The Colpitts and Hartley Oscillators 1083

14.3.2 The Cross-Coupled LC Oscillator 1087 14.3.3 Crystal Oscillators 1088 14.4 Bistable Multivibrators 1091 14.4.1 The Feedback Loop 1091 14.4.2 Transfer Characteristic of the Bistable Circuit 1092 14.4.3 Triggering the Bistable Circuit 1093 14.4.4 The Bistable Circuit as a Memory Element 1094 14.4.5 A Bistable Circuit with Noninverting Transfer Characteristic 1094 14.4.6 Application of the Bistable Circuit as a Comparator 1095 14.4.7 Making the Output Levels More Precise 1096 14.5 Generation of Square and Triangular Waveforms Using Astable Multivibrators 1097 14.5.1 Operation of the Astable Multivibrator 1098 14.5.2 Generation of Triangular Waveforms 1100 14.6 Generation of a Standardized Pulse: The Monostable Multivibrator 1102 14.7 Integrated-Circuit Timers 1104 14.7.1 The 555 Circuit 1104 14.7.2 Implementing a Monostable Multivibrator Using the 555 IC 1104 14.7.3 An Astable Multivibrator Using the 555 IC 1105 14.8 Nonlinear Waveform-Shaping Circuits 1107 14.8.1 The Breakpoint Method 1109 14.8.2 The Nonlinear-Amplification Method 1110

PART IV DIGITAL INTEGRATED CIRCUITS

15 CMOS Digital Logic Circuits

1123

Introduction 1123 15.1 CMOS Logic-Gate Circuits 1124 15.1.1 Switch-Level Transistor Model 1124 15.1.2 The CMOS Inverter 1124 15.1.3 General Structure of CMOS Logic 1125 15.1.4 The Two-Input NOR Gate 1128 15.1.5 The Two-Input NAND Gate 1128 15.1.6 A Complex Gate 1128 15.1.7 AOI and OAI gates 1129 15.1.8 Obtaining the PUN from the PDN and Vice Versa 1131 15.1.9 The Exclusive-OR Function 1131 15.1.10 Summary of the Synthesis Method 1131 15.2 Digital Logic Inverters 1133 15.2.1 The Voltage-Transfer Characteristic (VTC) 1133 15.2.2 Noise Margins 1135 15.2.3 The Ideal VTC 1136 15.2.4 Inverter Implementation 1137 15.3 The CMOS Inverter 1146 15.3.1 Circuit Operation 1146 15.3.2 The Voltage-Transfer Characteristic (VTC) 1148 15.3.3 The Situation When Q_N and Q_P Are Not Matched 1151 15.4 Dynamic Operation of the CMOS Inverter 1155 15.4.1 Propagation Delay 1155 15.4.2 Determining the Propagation Delay of the CMOS Inverter 1159 15.4.3 Determining the Equivalent Load Capacitance C 1165 15.5 Transistor Sizing 1168 15.5.1 Inverter Sizing 1168 15.5.2 Transistor Sizing in CMOS Logic Gates 1170

15.5.3 Effects of Fan-In and Fan-Out on Propagation Delay 1173
15.5.4 Driving a Large Capacitance 1174
15.6 Power Dissipation 1176
15.6.1 Sources of Power Dissipation 1176
15.6.2 Power–Delay and Energy–Delay Products 1179

16 Advanced Topics in Digital Integrated-Circuit Design 1191

Introduction 1192 16.1 Implications of Technology Scaling: Issues in Deep-Submicron Design 1192 16.1.1 Silicon Area 1193 16.1.2 Scaling Implications 1193 16.1.3 Velocity Saturation 1195 16.1.4 Subthreshold Conduction 1199 16.1.5 Temperature, Voltage, and Process Variations 1200 16.1.6 Wiring: The Interconnect 1201 16.2 Digital IC Technologies, Logic-Circuit Families, and Design Methodologies 1201 16.2.1 Digital IC Technologies and Logic-Circuit Families 1202 16.2.2 Styles for Digital System Design 1204 16.2.3 Design Abstraction and Computer Aids 1204 16.3 Pseudo-NMOS Logic Circuits 1205 16.3.1 The Pseudo-NMOS Inverter 1205 16.3.2 Static Characteristics 1206 16.3.3 Derivation of the VTC 1206 16.3.4 Dynamic Operation 1209 16.3.5 Design 1210 16.3.6 Gate Circuits 1210 16.3.7 Concluding Remarks 1210

16.4 Pass-Transistor Logic Circuits 1213 16.4.1 An Essential Design Requirement 1214 16.4.2 Operation with NMOS Transistors as Switches 1215 16.4.3 Restoring the Value of V_{OH} to V_{DD} 1219 16.4.4 The Use of CMOS Transmission Gates as Switches 1219 16.4.5 Examples of Pass-Transistor Logic Circuits 1225 1646 A Final Remark 1226 16.5 Dynamic MOS Logic Circuits 1226 16.5.1 The Basic Principle 1227 16.5.2 Nonideal Effects 1230 16.5.3 Domino CMOS Logic 1233 16.5.4 Concluding Remarks 1234 16.6 Bipolar and BiCMOS Logic Circuits 1234 16.6.1 Emitter-Coupled Logic (ECL) 1235 16.6.2 BiCMOS Digital Circuits 1239

17 Memory Circuits

1251

Introduction 1251 17.1 Latches and Flip-Flops 1252 17.1.1 The Latch 1252 17.1.2 The SR Flip-Flop 1254

Appendices

- A. VLSI Fabrication Technology (on website) A-1
- B. SPICE Device Models and Design and Simulation Examples Using PSpice[®] and Multisim[™] (on website) B-1
- C. Two-Port Network Parameters (on website) C-1
- **D.** Some Useful Network Theorems (on website) D-1
- E. Single-Time-Constant Circuits (on website) E-1
- **F.** *s*-Domain Analysis: Poles, Zeros, and Bode Plots (on website) F-1

17.1.3 CMOS Implementation of SR Flip-Flops 1255 17.1.4 A Simpler CMOS Implementation of the Clocked SR Flip-Flop 1259 17.1.5 D Flip-Flop Circuits 1259 17.2 Semiconductor Memories: Types and Architectures 1262 17.2.1 Memory-Chip Organization 1262 17.2.2 Memory-Chip Timing 1264 17.3 Random-Access Memory (RAM) Cells 1265 17.3.1 Static Memory (SRAM) Cell 1265 17.3.2 Dynamic Memory (DRAM) Cell 1270 17.4 Sense Amplifiers and Address Decoders 1273 17.4.1 The Sense Amplifier 1273 17.4.2 The Row-Address Decoder 1280 17.4.3 The Column-Address Decoder 1282 17.4.4 Pulse-Generation Circuits 1283 17.5 Read-Only Memory (ROM) 1285 17.5.1 A MOS ROM 1285 17.5.2 Mask Programmable ROMs 1287 17.5.3 Programmable ROMs (PROMs,

- EPROMs, and Flash) 1288
- 17.6 CMOS Image Sensors 1290
- **G.** Comparison of the MOSFET and the BJT (on website, also Table G.3 in text) G-1
- H. Design of Stagger-Tuned Amplifiers (on website) H-1
- I. Bibliography (on website) I-1
- J. Standard Resistance Values and Unit Prefixes J-1
- **K.** Typical Parameter Values for IC Devices Fabricated in CMOS and Bipolar Processes K-1
- L. Answers to Selected Problems L-1
- Index IN-1



CHAPTER 6

Transistor Amplifiers

IN THIS CHAPTER YOU WILL LEARN

- 1. How the transistor (a MOSFET or a BJT) can be used to make an amplifier.
- 2. How to obtain linear amplification from the fundamentally nonlinear MOS and bipolar transistor.
- **3.** How to model the linear operation of a transistor around a bias point by an equivalent circuit that can be used in the analysis and design of transistor amplifiers.
- 4. The three basic ways to connect a MOSFET or a BJT to construct amplifiers with different properties.
- **5.** Practical circuits for MOS and bipolar transistor amplifiers that can be constructed using discrete components.

Introduction

Having studied the two major transistor types, the BJT (Chapter 4) and the MOSFET (Chapter 5), we now begin the study of their application. There are two distinctly different kinds of transistor application: as a switch, in the design of digital circuits (Chapters 15–17) and as a controlled source, in the design of amplifiers for analog circuits. This chapter and the subsequent six focus on the latter application, namely, the use of the transistor in the design of a variety of amplifier types.

Since the basic principles that underlie the use of the MOSFET and the BJT in amplifier design are the same, the two devices are studied together in this chapter. Besides providing some economy in presentation, this unified study enables us to make important comparisons between MOS and bipolar amplifiers.

The bulk of this chapter is concerned with the fundamental principles and concepts that are the basis for the application of transistors in amplifier design: We study in detail the models that are used to represent both transistor types in the analysis and design of small-signal linear amplifiers. We also study the three basic configurations in which each of the two transistor types can be connected to realize an amplifier.

The chapter concludes with examples of discrete-circuit amplifiers. These are circuits that can be assembled using discrete transistors, resistors, and capacitors on printed-circuit boards (PCBs). They predominantly use BJTs, and their design differs in significant ways from the design of integrated-circuit (IC) amplifiers. The latter predominantly use MOSFETs, and their study begins in Chapter 7. However, the

fundamental principles and concepts introduced in this chapter apply equally well to both discrete and integrated amplifiers.

6.1 Basic Principles

6.1.1 The Basis for Amplifier Operation

The basis for the application of the transistor (a MOSFET or a BJT) in amplifier design is that when the device is operated in the active region, a voltage-controlled current source is realized. Specifically, when a MOSFET is operated in the saturation or pinch-off region, also referred to in this chapter as the active region, the voltage between gate and source, v_{GS} , controls the drain current i_D according to the square-law relationship which, for an NMOS transistor, is expressed as

$$i_D = \frac{1}{2}k_n(v_{GS} - V_{tn})^2$$
(6.1)

We note that in this first-order model of MOSFET operation, the drain current i_D does not depend on the drain voltage v_{DS} because the channel is pinched off at the drain end,¹ thus "isolating" the drain.

Similarly, when a BJT is operated in the active region, the base-emitter voltage v_{BE} controls the collector current i_C according to the exponential relationship which, for an *npn* transistor, is expressed as

$$i_C = I_S e^{v_{BE}/V_T}$$
(6.2)

Here, this first-order model of BJT operation indicates that the collector current i_c does not depend on the collector voltage v_{ce} because the collector–base junction is reverse biased, thus "isolating" the collector.




Figure 6.1 Operating (a) an NMOS transistor and (b) an *npn* transistor in the active mode. Note that $v_{GS} = V_m + v_{OV}$ and $v_{DS} \ge v_{OV}$; thus $v_{GD} \le V_m$, which ensures channel pinch-off at the drain end. Similarly, $v_{BE} \simeq 0.7$ V, and $v_{CE} \ge 0.3$ V results in $v_{BC} \le 0.4$ V, which is sufficient to keep the CBJ from conducting.

Figure 6.1 shows an NMOS transistor and an *npn* transistor operating in the active mode. Observe that for the NMOS transistor, the pinch-off condition is ensured by keeping $v_{DS} \ge v_{OV}$. Since the overdrive voltage $v_{OV} =$ $v_{GS} - V_{tn}$, this condition implies that $v_{GD} \le$ V_{tn} , which indeed ensures channel pinch-off at the drain end.

Similarly, for the *npn* transistor in Fig. 6.1(b), the CBJ reverse-bias condition is ensured by keeping $v_{CE} \ge 0.3$ V. Since v_{BE} is usually in the vicinity of 0.7 V, v_{BC} is thus kept smaller than 0.4 V, which is sufficient to prevent this relatively large-area junction from conducting.

Although we used NMOS and *npn* transistors to illustrate the conditions for activemode operation, similar conditions apply for PMOS and *pnp* transistors, as studied in Chapters 5 and 4, respectively.

Finally, we note that the control relationships in Eqs. (6.1) and (6.2) are nonlinear. Nevertheless, we shall shortly devise a technique for obtaining almost-linear amplification from these fundamentally nonlinear devices.

¹To focus on essentials, we shall neglect the Early effect until a later point.

6.1.2 Obtaining a Voltage Amplifier

From the above we see that the transistor is basically a transconductance amplifier: that is, an amplifier whose input signal is a voltage and whose output signal is a current. More commonly, however, one is interested in voltage amplifiers. A simple way to convert a transconductance amplifier to a voltage amplifier is to pass the output current through a resistor and take the voltage across the resistor as the output. Doing this for a MOSFET results in the simple amplifier circuit shown in Fig. 6.2(a). Here v_{GS} is the input voltage, R_D (known as a **load resistance**) converts the drain current i_D to a voltage $(i_D R_D)$, and V_{DD} is the supply voltage that powers up the amplifier and, together with R_D , establishes operation in the active region, as will be shown shortly.

In the amplifier circuit of Fig. 6.2(a) the output voltage is taken between the drain and ground, rather than simply across R_D . This is done because of the need to maintain a common ground reference between the input and the output. The output voltage v_{DS} is given by

$$v_{DS} = V_{DD} - i_D R_D \tag{6.3}$$

Thus it is an inverted version (note the minus sign) of $i_D R_D$ that is shifted by the constant value of the supply voltage V_{DD} .

An exactly similar arrangement applies for the BJT amplifier, as illustrated in Fig. 6.2(c). Here the output voltage v_{CE} is given by

$$v_{CE} = V_{CC} - i_C R_C \tag{6.4}$$

6.1.3 The Voltage-Transfer Characteristic (VTC)

A useful tool that provides insight into the operation of an amplifier circuit is its voltage-transfer characteristic (VTC). This is simply a plot (or a clearly labeled sketch) of the output voltage versus the input voltage. For the MOS amplifier in Fig. 6.2(a), this is the plot of v_{DS} versus v_{GS} shown in Fig. 6.2(b).

Observe that for $v_{GS} < V_t$, the transistor is cut off, $i_D = 0$ and, from Eq. (6.3), $v_{DS} = V_{DD}$. As v_{GS} exceeds V_t , the transistor turns on and v_{DS} decreases. However, since initially v_{DS} is still high, the MOSFET will be operating in saturation or the active region. This continues as v_{GS} is increased until the value of v_{GS} is reached that results in v_{DS} becoming lower than v_{GS} by V_t volts (point B on the VTC in Fig. 6.2b). For v_{GS} greater than that at point B, the transistor operates in the triode region and v_{DS} decreases more slowly.





Figure 6.2 (a) An NMOS amplifier and (b) its VTC; and (c) an *npn* amplifier and (d) its VTC.



The VTC in Fig. 6.2(b) indicates that the segment of greatest slope (hence potentially the largest amplifier gain) is that labeled AB, which corresponds to operation in the active region. When a MOSFET is operated as an amplifier, its operating point is confined to the segment AB at all times. An expression for the segment AB can be obtained by substituting for i_D in Eq. (6.3) by its active-region value from Eq. (6.1), thus

$$v_{DS} = V_{DD} - \frac{1}{2}k_n R_D (v_{GS} - V_t)^2$$
(6.5)

This is obviously a nonlinear relationship. Nevertheless, linear (or almost-linear) amplification can be obtained by using the technique of biasing the MOSFET. Before considering biasing, however, it is useful to determine the coordinates of point B, which is at the boundary between the saturation and the triode regions of operation. These can be obtained by substituting in Eq. (6.5), $v_{GS} = V_{GS}|_{B}$ and $v_{DS} = V_{DS}|_{B} = V_{GS}|_{B} - V_{t}$. The result is

$$V_{GS}|_{\rm B} = V_t + \frac{\sqrt{2k_n R_D V_{DD} + 1} - 1}{k_n R_D}$$
(6.6)

Point B can be alternatively characterized by the overdrive voltage

$$V_{OV}|_{\rm B} \equiv V_{GS}|_{\rm B} - V_t = \frac{\sqrt{2k_n R_D V_{DD} + 1} - 1}{k_n R_D}$$
(6.7)

and

$$V_{DS}\big|_{\mathsf{B}} = V_{OV}\big|_{\mathsf{B}} \tag{6.8}$$

An exactly similar development applies to the BJT case. This is illustrated in Fig. 6.2(c) and (d). In this case, over the active-region or amplifier segment AB, the output voltage v_{CE} is related to the input voltage v_{BE} by

$$v_{CE} = V_{CC} - R_C I_S e^{v_{BE}/V_T}$$
(6.9)

Here also, the input–output relationship is nonlinear. Nevertheless, linear (or almost-linear) amplification can be obtained by using the biasing technique discussed next.

EXERCISE

6.1 Consider the amplifier of Fig. 6.2(a) with $V_{DD} = 1.8 \text{ V}$, $R_D = 17.5 \text{ k}\Omega$, and with a MOSFET specified to have $V_t = 0.4 \text{ V}$, $k_n = 4 \text{ mA/V}^2$, and $\lambda = 0$. Determine the coordinates of the end points of the active-region segment of the VTC. Also, determine $V_{DS}|_C$ assuming $V_{GS}|_C = V_{DD}$.

.ns. A: 0.4 V, 1.8 V; B: 0.613 V, 0.213 V;
$$V_{DS}|_{C} = 18 \text{ mV}$$

6.1.4 Obtaining Linear Amplification by Biasing the Transistor

Biasing enables us to obtain almost-linear amplification from the MOSFET and the BJT. The technique is illustrated for the MOSFET case in Fig. 6.3(a). A dc voltage V_{GS} is selected to obtain operation at a point Q on the segment AB of the VTC. How to select an appropriate location for the bias point Q will be discussed shortly. For the time being, observe that the coordinates of Q are the dc voltages V_{GS} and V_{DS} , which are related by

$$V_{DS} = V_{DD} - \frac{1}{2}k_n R_D (V_{GS} - V_t)^2$$
(6.10)

Point Q is known as the **bias point** or the **dc operating point**. Also, since at Q no signal component is present, it is also known as the **quiescent point** (which is the origin of the symbol Q).

Next, the signal to be amplified, v_{gs} , a function of time *t*, is superimposed on the bias voltage V_{GS} , as shown in Fig. 6.4(a). Thus the total instantaneous value of v_{GS} becomes




Figure 6.3 Biasing the MOSFET amplifier at a point Q located on the segment AB of the VTC.

The resulting $v_{DS}(t)$ can be obtained by substituting for $v_{GS}(t)$ into Eq. (6.5). Graphically, we can use the VTC to obtain $v_{DS}(t)$ point by point, as illustrated in Fig. 6.4(b). Here we show the case of v_{gs} being a triangular wave of "small" amplitude. Specifically, the amplitude of v_{gs} is small enough to restrict the excursion of the instantaneous operating point to a short, almost-linear segment of the VTC around the bias point Q. The shorter the segment, the greater the linearity achieved, and the closer to an ideal triangular wave the signal component at the output, v_{ds} , will be. This is the essence of obtaining linear amplification from the nonlinear MOSFET.

Before leaving Fig. 6.4(b) we wish to draw the reader's attention to the consequence of increasing the amplitude of the signal v_{gs} . As the instantaneous operating point will no longer be confined to the almost-linear segment of the VTC, the output signal v_{ds} will deviate from its ideal triangular shape; that is, it will exhibit nonlinear distortion. Worse yet, if the input signal amplitude becomes sufficiently large, the instantaneous operating point may leave the segment AB altogether. If this happens at the negative peaks of v_{gs} , the transistor will cut off for a portion of the cycle and the positive peaks of v_{ds} will be "clipped off." If it occurs at the positive peaks of v_{gs} , the transistor will enter the triode region for a




Figure 6.4 The MOSFET amplifier with a small time-varying signal $v_{gs}(t)$ superimposed on the dc bias voltage V_{GS} . The MOSFET operates on a short almost-linear segment of the VTC around the bias point Q and provides an output voltage $v_{ds} = A_v v_{gs}$.

portion of the cycle, and the negative peaks of v_{ds} will become flattened. It follows that the selection of the location of the bias point Q can have a profound effect on the maximum allowable amplitude of v_{ds} , referred to as the *allowable signal swing at the output*. We will have more to say later on this important point.

An exactly parallel development can be applied to the BJT amplifier. In fact, all we need to do is replace the NMOS transistor in Figs. 6.3 and 6.4 with an *npn* transistor and change the voltage and current symbols to their BJT counterparts. The resulting bias point Q will be characterized by dc voltages V_{BE} and V_{CE} , which are related by

$$V_{CE} = V_{CC} - R_C I_S e^{V_{BE}/V_T}$$
(6.11)

and a dc current I_C ,

$$I_{C} = I_{S} e^{V_{BE}/V_{T}}$$
(6.12)

Also, superimposing a small-signal v_{be} on the dc bias voltage V_{BE} results in

$$v_{BE}(t) = V_{BE} + v_{be}(t)$$

which can be substituted into Eq. (6.9) to obtain the total instantaneous value of the output voltage $v_{CE}(t)$. Here again, almost-linear operation is obtained by keeping v_{be} small enough to restrict the excursion of the instantaneous operating point to a short, almost-linear segment of the VTC around the bias point Q. Similar comments also apply to the maximum allowable signal swing at the output.

6.1.5 The Small-Signal Voltage Gain

The MOSFET Case Consider the MOSFET amplifier in Fig. 6.4(a). If the input signal v_{gs} is kept small, the corresponding signal at the output v_{ds} will be nearly proportional to v_{gs} with the constant of proportionality being the slope of the almost-linear segment of the VTC around Q. This is the voltage gain of the amplifier, and its value can be determined by evaluating the slope of the tangent to the VTC at the bias point Q,

$$A_{v} = \frac{dv_{DS}}{dv_{GS}} \bigg|_{v_{GS} = V_{GS}}$$
(6.13)

Utilizing Eq. (6.5) we obtain

$$A_{v} = -k_{n}(V_{GS} - V_{t})R_{D}$$
(6.14)

which can be expressed in terms of the overdrive voltage at the bias point, V_{OV} , as

$$A_v = -k_n V_{OV} R_D \tag{6.15}$$

We make the following observations on this expression for the voltage gain.

- 1. The gain is negative, which signifies that the amplifier is inverting; that is, there is a 180° phase shift between the input and the output. This inversion is obvious in Fig. 6.4(b) and should have been anticipated from Eq. (6.5).
- 2. The gain is proportional to the load resistance R_D , to the transistor transconductance parameter k_n , and to the overdrive voltage V_{OV} . This all makes intuitive sense.

342 Chapter 6 Transistor Amplifiers

Another simple and insightful expression for the voltage gain A_v can be derived by recalling that the dc current in the drain at the bias point is related to V_{OV} by

$$I_D = \frac{1}{2}k_n V_{OV}^2$$

This equation can be combined with Eq. (6.15) to obtain

$$A_{v} = -\frac{I_{D}R_{D}}{V_{OV}/2}$$
(6.16)

That is, the gain is simply the ratio of the dc voltage drop across the load resistance R_D to $V_{OV}/2$. It can be expressed in the alternative form

$$A_{v} = -\frac{V_{DD} - V_{DS}}{V_{OV}/2}$$
(6.17)

Since the maximum slope of the VTC in Fig. 6.4(b) occurs at point B, the maximum gain magnitude $|A_{ymax}|$ is obtained by biasing the transistor at point B,

$$|A_{v \max}| = \frac{V_{DD} - V_{DS}|_{B}}{V_{OV}|_{B}/2}$$

and since $V_{DS}|_{\rm B} = V_{OV}|_{\rm B}$,

$$|A_{v\max}| = \frac{V_{DD} - V_{OV}|_{B}}{V_{OV}|_{B}/2}$$
(6.18)

where $V_{OV}|_{\rm B}$ is given by Eq. (6.7). Of course, this result is only of theoretical importance since biasing at B would leave no room for negative signal swing at the output. Nevertheless, the result in Eq. (6.18) is valuable as it provides an upper bound on the magnitude of voltage gain achievable from this basic amplifier circuit. As an example, for a discrete-circuit amplifier operated with $V_{DD} = 5 \text{ V}$ and $V_{OV}|_{\rm B} = 0.5 \text{ V}$, the maximum achievable gain is 18 V/V. An integrated-circuit amplifier utilizing a modern submicron MOSFET operated with $V_{DD} = 1.3 \text{ V}$ and with $V_{OV}|_{\rm B} = 0.2 \text{ V}$ realizes a maximum gain of 11 V/V.

Finally, note that to maximize the gain, the bias point Q should be as close to point B as possible, consistent with the required signal swing at the output. This point will be explored further in the end-of-chapter problems.

Example 6.1

Consider the amplifier circuit shown in Fig. 6.4(a). The transistor is specified to have $V_t = 0.4$ V, $k'_n = 0.4$ mA/V², W/L = 10, and $\lambda = 0$. Also, let $V_{DD} = 1.8$ V, $R_D = 17.5$ k Ω , and $V_{GS} = 0.6$ V.

- (a) For $v_{gs} = 0$ (and hence $v_{ds} = 0$), find V_{OV} , I_D , V_{DS} , and A_v .
- (b) What is the maximum symmetrical signal swing allowed at the drain? Hence, find the maximum allowable amplitude of a sinusoidal v_{es} .

Example 6.1 continued

Solution

(a) With $V_{GS} = 0.6$ V, $V_{OV} = 0.6 - 0.4 = 0.2$ V. Thus,

$$I_{D} = \frac{1}{2}k'_{n}\left(\frac{W}{L}\right)V_{OV}^{2}$$

= $\frac{1}{2} \times 0.4 \times 10 \times 0.2^{2} = 0.08 \text{ mA}$
 $V_{DS} = V_{DD} - R_{D}I_{D}$
= $1.8 - 17.5 \times 0.08 = 0.4 \text{ V}$

Since V_{DS} is greater than V_{OV} , the transistor is indeed operating in saturation. The voltage gain can be found from Eq. (6.15),

$$A_v = -k_n V_{OV} R_D$$

= -0.4 × 10 × 0.2 × 17.5 = -14 V/V

An identical result can be found using Eq. (6.17).

(b) Since $V_{ov} = 0.2$ V and $V_{DS} = 0.4$ V, we see that the maximum allowable negative signal swing at the drain is 0.2 V. In the positive direction, a swing of +0.2 V would not cause the transistor to cut off (since the resulting v_{DS} would be still lower than V_{DD}) and thus is allowed. Thus the maximum symmetrical signal swing allowable at the drain is ± 0.2 V. The corresponding amplitude of v_{es} can be found from

$$\hat{v}_{gs} = \frac{\hat{v}_{ds}}{|A_v|} = \frac{0.2 \text{ V}}{14} = 14.2 \text{ mV}$$

Since $\hat{v}_{es} \ll V_{ov}$, the operation will be reasonably linear (more on this in later sections).

Greater insight into the issue of allowable signal swing can be obtained by examining the signal waveforms shown in Fig. 6.5. Note that for the MOSFET to remain in saturation at the negative peak of v_{ds} , we must ensure that

$$v_{DSmin} \ge v_{GSmax} - V_t$$

that is,

$$0.4 - |A_v| \hat{v}_{gs} \ge 0.6 + \hat{v}_{gs} - 0.4$$

which results in

$$\hat{v}_{gs} \le \frac{0.2}{|A_v| + 1} = 13.3 \text{ mV}$$

This result differs slightly from the one obtained earlier.




Figure 6.5 Signal waveforms at gate and drain for the amplifier in Example 6.1. Note that to ensure operation in the saturation region at all times, $v_{DSmin} \ge v_{GSmax} - V_t$.

EXERCISE

amplifier shown in Fig. 6.6,

D6.2 For the amplifier circuit studied in Example 6.1, create two alternative designs, each providing a voltage gain of -10 by (a) changing R_D while keeping V_{OV} constant and (b) changing V_{OV} while keeping R_D constant. For each design, specify V_{GS} , I_D , R_D , and V_{DS} . **Ans.** (a) 0.6 V, 0.08 mA, 12.5 k Ω , 0.8 V; (b) 0.54 V, 0.04 mA, 17.5 k Ω , 1.1 V

The BJT Case A similar development can be used to obtain the small-signal voltage gain of the BJT

$$A_{v} = \frac{dv_{CE}}{dv_{BE}}\Big|_{v_{BE} = V_{BE}}$$
(6.19)

Utilizing Eq. (6.9) together with Eq. (6.12), we obtain

$$A_v = -\left(\frac{I_C}{V_T}\right) R_C \tag{6.20}$$




Figure 6.6 BJT amplifier biased at a point Q, with a small voltage signal v_{be} superimposed on the dc bias voltage V_{BE} . The resulting output signal v_{ce} appears superimposed on the dc collector voltage V_{CE} . The amplitude of v_{ce} is larger than that of v_{be} by the voltage gain A_{v} . We make the following observations on this expression for the voltage gain:

- 1. The gain is negative, which signifies that the amplifier is inverting; that is, there is a 180° phase shift between the input and the output. This inversion should have been anticipated from Eq. (6.9).
- **2.** The gain is proportional to the collector bias current I_c and to the load resistance R_c .

Additional insight into the voltage gain A_v can be obtained by expressing Eq. (6.20) as

$$A_v = -\frac{I_C R_C}{V_T} \tag{6.21}$$

That is, the gain is the ratio of the dc voltage drop across the load resistance R_c to the physical constant V_T (recall that the thermal voltage $V_T \simeq 25 \text{ mV}$ at room temperature). This relationship is similar in form to that for the MOSFET (Eq. 6.16) except that here the denominator is a physical constant (V_T) rather than a design parameter ($V_{OV}/2$). Usually, $V_{OV}/2$ is larger than (V_T), thus we can obtain higher voltage gain from the BJT amplifier than from the MOSFET amplifier. This should not be surprising, as the exponential $i_C - v_{BE}$ relationship is much steeper than the square-law relationship $i_D - v_{GS}$.

The gain A_v in Eq. (6.21) can be expressed alternately as

$$A_{v} = -\frac{V_{CC} - V_{CE}}{V_{T}}$$
(6.22)

from which we see that maximum gain is achieved when V_{CE} is at its minimum value of about 0.3 V,

$$|A_{v\max}| = \frac{V_{CC} - 0.3}{V_T} \tag{6.23}$$

Here again, this is only a theoretical maximum, since biasing the BJT at the edge of saturation leaves no room for negative signal swing at the output. Equation (6.23) nevertheless provides an upper bound on the voltage gain achievable from the basic BJT amplifier. As an example, for $V_{CC} = 5$ V, the maximum gain is 188 V/V, considerably larger than in the MOSFET case. For modern low-voltage technologies, a V_{CC} of 1.3 V provides a gain of 40 V/V, again much larger than the MOSFET case. The reader should not, however, jump to the conclusion that the BJT is preferred to the MOSFET in the design of modern integrated-circuit amplifiers; in fact, the opposite is true, as we shall see in Chapter 7 and beyond.

Finally, we conclude from Eq. (6.22) that to maximize $|A_v|$ the transistor should be biased at the lowest possible V_{CE} consistent with the desired value of negative signal swing at the output.

Example 6.2

Consider an amplifier circuit using a BJT having $I_s = 10^{-15}$ A, a collector resistance $R_c = 6.8$ k Ω , and a power supply $V_{cc} = 10$ V.

Example 6.2 continued

- (a) Determine the value of the bias voltage V_{BE} required to operate the transistor at $V_{CE} = 3.2$ V. What is the corresponding value of I_C ?
- (b) Find the voltage gain A_v at this bias point. If an input sine-wave signal of 5-mV peak amplitude is superimposed on V_{BE} , find the amplitude of the output sine-wave signal (assume linear operation).
- (c) Find the positive increment in v_{BE} (above V_{BE}) that drives the transistor to the edge of saturation, where $v_{CE} = 0.3$ V.
- (d) Find the negative increment in v_{BE} that drives the transistor to within 1% of cutoff (i.e., to $v_{CE} = 0.99V_{CC}$).

Solution

(a)
$$I_C = \frac{V_{CC} - V_{CE}}{R_C} = \frac{10 - 3.2}{6.8} = 1 \text{ mA}$$

The value of V_{BE} can be determined from

$$1 \times 10^{-3} = 10^{-15} e^{V_{BE}/V_T}$$

(00 0 ... T

which results in

(b)
$$A_v = -\frac{V_{cc} - V_{cE}}{V_T} = \frac{10 - 3.2}{0.025} = -272 \text{ V/V}$$
$$\hat{v}_{ce} = 272 \times 0.005 = 1.36 \text{ V}$$

(c) For $v_{CE} = 0.3$ V,

$$i_c = \frac{10 - 0.3}{6.8} = 1.617 \text{ mA}$$

To increase i_C from 1 mA to 1.617 mA, v_{BE} must be increased by

$$\Delta v_{BE} = V_T \ln\left(\frac{1.617}{1}\right) = 12 \text{ mV}$$

(d) For
$$v_{CE} = 0.99 V_{CC} = 9.9 V$$

$$i_c = \frac{10 - 9.9}{6.8} = 0.0147 \text{ mA}$$

To decrease i_C from 1 mA to 0.0147 mA, v_{BE} must change by

$$\Delta v_{BE} = V_T \ln\left(\frac{0.0147}{1}\right) = -105.5 \text{ mV}$$

EXERCISE

6.3 For the situation described in Example 6.2, while keeping I_c unchanged at 1 mA, find the value of R_c that will result in a voltage gain of -320 V/V. What is the largest negative signal swing allowed at the output (assume that v_{CE} is not to decrease below 0.3 V)? What (approximately) is the corresponding input signal amplitude? (Assume linear operation.)

Ans. 8 kΩ; 1.7 V; 5.3 mV




Figure 6.7 Graphical construction to determine the voltage-transfer characteristic of the amplifier in Fig. 6.4(a).

6.1.6 Determining the VTC by Graphical Analysis

Figure 6.7 shows a graphical method for determining the VTC of the amplifier of Fig. 6.4(a). Although graphical analysis of transistor circuits is rarely employed in practice, it is useful to us at this stage for gaining greater insight into circuit operation, especially in answering the question of where to locate the bias point Q.

The graphical analysis is based on the observation that for each value of v_{GS} , the circuit will be operating at the point of intersection of the $i_D - v_{DS}$ graph corresponding to the particular value of v_{GS} and the straight line representing Eq. (6.3), which can be rewritten in the form

$$i_D = \frac{V_{DD}}{R_D} - \frac{1}{R_D} v_{DS}$$
(6.24)

The straight line representing this relationship is superimposed on the $i_D - v_{DS}$ characteristics in Fig. 6.7. It intersects the horizontal axis at $v_{DS} = V_{DD}$ and has a slope of $-1/R_D$. Since this straight line represents in effect the load resistance R_D , it is called the **load line**. The VTC is then determined point by point. Note that we have labeled four important points: point A at which $v_{GS} = V_t$, point Q at which the MOSFET can be biased for amplifier operation ($v_{GS} = V_{GS}$ and $v_{DS} = V_{DS}$), point B at which the MOSFET leaves saturation and enters the triode region, and point C, which is deep into the triode region and for which $v_{GS} = V_{DD}$. If the MOSFET is to be used as a switch, then operating points A and C are applicable: At A the transistor is off (open switch), and at C the transistor operates as a low-valued resistance r_{DS} and has a small voltage drop (closed switch). The incremental resistance at point C is also known as the **closure resistance**. The operation of the MOSFET as a switch is illustrated in Fig. 6.8. A detailed study of the application of the MOSFET as a switch is undertaken in Chapter 15, dealing with CMOS digital logic circuits.




Figure 6.8 Operation of the MOSFET in Fig. 6.4(a) as a switch: (a) open, corresponding to point A in Fig. 6.7; (b) closed, corresponding to point C in Fig. 6.7. The closure resistance is approximately equal to r_{DS} because V_{DS} is usually very small.

The graphical analysis method above can be applied to determine the VTC of the BJT amplifier in Fig. 6.2(c). Here point A, Fig. 6.2(d), corresponds to the BJT just turning on ($v_{\scriptscriptstyle BE} \simeq 0.5$ V) and point B corresponds to the BJT leaving the active region and entering the saturation region. If the BJT is to be operated as a switch, the two modes of operation are cutoff (open switch) and saturation (closed switch). As discussed in Section 4.2, in saturation, the BJT has a small closure resistance R_{CEsat} as well as an offset voltage. More seriously, switching the BJT out of its saturation region can require a relatively long delay time to ensure the removal of the charge stored in the BJT base region. This phenomenon has made the BJT much less attractive in digital logic applications relative to the MOSFET.²

6.1.7 Deciding on a Location for the Bias Point Q

For the MOSFET amplifier, the bias point Q is determined by the value of V_{GS} and that of the load resistance R_D . Two important considerations in deciding on the location of Q are the required gain and the desired signal swing at the output. To illustrate, consider the VTC shown in Fig. 6.4(b). Here the value of R_D is fixed and the only variable remaining is the value of V_{GS} . Since the slope increases as we move closer to point B, we obtain higher gain by locating Q as close to B as possible. However, the closer Q is to the boundary point B, the smaller the allowable magnitude of negative signal swing. Thus, as often happens in engineering design, we encounter a situation requiring a trade-off. The answer here is relatively simple: For a given R_D , locate Q as close to the triode region (point B) as possible to obtain high gain but sufficiently distant to allow for the required negative signal swing.

In deciding on a value for R_D , it is useful to refer to the $i_D - v_{DS}$ plane. Figure 6.9 shows two load lines resulting in two extreme bias points: Point Q_1 is too close to V_{DD} , resulting in a severe constraint on the positive signal swing of v_{ds} . Exceeding the allowable positive maximum results in the positive peaks of the signal being clipped off, since the MOSFET will turn off for the part of each cycle near the positive peak. We speak of this situation by saying that the circuit does not have sufficient "headroom." Similarly, point Q_2 is too close to the boundary of the triode region, thus severely limiting the allowable negative signal swing of v_{ds} . Exceeding this limit would result in the transistor entering the triode region for part of each cycle near the negative peaks, resulting in a distorted output signal. In this situation we say that the circuit does not have sufficient "legroom." We will have more to say on bias design in Section 6.4.

Finally, we note that exactly similar considerations apply to the case of the BJT amplifier.

6.2 Small-Signal Operation and Models

In our study of the operation of the MOSFET and BJT amplifiers in Section 6.1 we learned that linear amplification can be obtained by biasing the transistor to operate in the active region and by keeping the input signal small. In this section, we explore the small-signal operation in greater detail.

²The only exception is a nonsaturating form of BJT logic circuits known as emitter-coupled logic (ECL).




Figure 6.9 Two load lines and corresponding bias points. Bias point Q_1 does not leave sufficient room for positive signal swing at the drain (too close to V_{DD}). Bias point Q_2 is too close to the boundary of the triode region and might not allow for sufficient negative signal swing.

6.2.1 The MOSFET Case

Consider the conceptual amplifier circuit shown in Fig. 6.10. Here the MOS transistor is biased by applying a dc voltage³ V_{GS} , and the input signal to be amplified, v_{gs} , is superimposed on the dc bias voltage V_{GS} . The output voltage is taken at the drain.

The DC Bias Point The dc bias current I_D can be found by setting the signal v_{gs} to zero; thus,

$$I_D = \frac{1}{2}k_n (V_{GS} - V_t)^2 = \frac{1}{2}k_n V_{OV}^2$$
(6.25)

where we have neglected channel-length modulation (i.e., we have assumed $\lambda = 0$). Here $V_{OV} = V_{GS} - V_t$ is the overdrive voltage at which the MOSFET is biased to operate. The dc voltage at the drain, V_{DS} , will be

$$V_{DS} = V_{DD} - R_D I_D \tag{6.26}$$

To ensure saturation-region operation, we must have

$$V_{DS} > V_{OV}$$

Furthermore, since the total voltage at the drain will have a signal component superimposed on V_{DS} , V_{DS} has to be sufficiently greater than V_{OV} to allow for the required negative signal swing.

³Practical biasing arrangements will be studied in Section 6.4.

The Signal Current in the Drain Terminal Next, consider the situation with the input signal v_{gs} applied. The total instantaneous gate-to-source voltage will be

$$v_{GS} = V_{GS} + v_{gs} \tag{6.27}$$

resulting in a total instantaneous drain current i_D ,

$$i_{D} = \frac{1}{2}k_{n}(V_{GS} + v_{gs} - V_{t})^{2}$$

= $\frac{1}{2}k_{n}(V_{GS} - V_{t})^{2} + k_{n}(V_{GS} - V_{t})v_{gs} + \frac{1}{2}k_{n}v_{gs}^{2}$ (6.28)

The first term on the right-hand side of Eq. (6.28) can be recognized as the dc bias current I_D (Eq. 6.25). The second term represents a current component that is directly proportional to the input signal v_{gs} . The third term is a current component that is proportional to the square of the input signal. This last component is undesirable because it represents *nonlinear distortion*. To reduce the nonlinear distortion introduced by the MOSFET, the input signal should be kept small so that

$$\frac{1}{2}k_n v_{gs}^2 \ll k_n (V_{GS} - V_t) v_{gs}$$

$$v_{gs} \ll 2(V_{GS} - V_t)$$
(6.29)


resulting in

or, equivalently,

$$v_{gs} \ll 2V_{OV} \tag{6.30}$$

If this small-signal condition is satisfied, we may neglect the last term in Eq. (6.28) and express i_D as

 $i_D \simeq I_D + i_d \tag{6.31}$






Figure 6.10 Conceptual circuit utilized to study the operation of the MOSFET as a small-signal amplifier.

Figure 6.11 Small-signal operation of the MOSFET amplifier.

where

$$i_d = k_n (V_{GS} - V_t) v_g$$

The parameter that relates i_d and v_{gs} is the MOSFET transconductance g_m ,

$$g_m \equiv \frac{i_d}{v_{gs}} = k_n (V_{GS} - V_i)$$
(6.32)

or in terms of the overdrive voltage V_{OV} ,

$$g_m = k_n V_{OV} \tag{6.33}$$

Figure 6.11 presents a graphical interpretation of the small-signal operation of the MOSFET amplifier. Note that g_m is equal to the slope of the $i_D - v_{GS}$ characteristic at the bias point,

$$g_m \equiv \frac{\partial i_D}{\partial v_{GS}} \Big|_{v_{CS} = V_{CS}}$$
(6.34)

This is the formal definition of g_m , which can be shown to yield the expressions given in Eqs. (6.32) and (6.33).

The Voltage Gain Returning to the circuit of Fig. 6.10, we can express the total instantaneous drain voltage v_{DS} as follows:

$$v_{DS} = V_{DD} - R_D i_D$$

Under the small-signal condition, we have

$$v_{DS} = V_{DD} - R_D (I_D + i_d)$$

which can be rewritten as

$$v_{DS} = V_{DS} - R_D i_d$$

Thus the signal component of the drain voltage is

$$v_{ds} = -i_d R_D = -g_m v_{gs} R_D \tag{6.35}$$

which indicates that the voltage gain is given by

$$A_v \equiv \frac{v_{ds}}{v_{gs}} = -g_m R_D \tag{6.36}$$

The minus sign in Eq. (6.36) indicates that the output signal v_{ds} is 180° out of phase with respect to the input signal v_{gs} . This is illustrated in Fig. 6.12, which shows v_{GS} and v_{DS} . The input signal is assumed to have a triangular waveform with an amplitude much smaller than $2(V_{GS} - V_t)$, the small-signal condition in Eq. (6.29), to ensure linear operation. For operation in the saturation (active) region at all times, the minimum value of v_{DS} should not fall below the corresponding value of v_{GS} by more than V_t . Also, the maximum value of v_{DS} should be smaller than V_{DD} ; otherwise the FET will enter the cutoff region and the peaks of the output signal waveform will be clipped off.

Finally, we note that by substituting for g_m from Eq. (6.33) the voltage-gain expression in Eq. (6.36) becomes identical to that derived in Section 6.1—namely, Eq. (6.15).

Separating the DC Analysis and the Signal Analysis From the preceding analysis, we see that under the small-signal approximation, signal quantities are superimposed on dc quantities. For instance, the total drain current i_D equals the dc current I_D plus the signal current i_d , the total drain voltage $v_{DS} = V_{DS} + v_{ds}$, and so on. It follows that the analysis and design can be greatly simplified by separating dc or bias calculations from small-signal calculations. That is, once a stable dc operating point has been established and all dc quantities calculated, we may then perform signal analysis ignoring dc quantities.




Figure 6.12 Total instantaneous voltages v_{GS} and v_{DS} for the circuit in Fig. 6.10.

Small-Signal Equivalent-Circuit Models From a signal point of view, the FET behaves as a voltage-controlled current source. It accepts a signal v_{gs} between gate and source and provides a current $g_m v_{gs}$ at the drain terminal. The input resistance of this controlled source is very high—ideally, infinite. The output resistance—that is, the resistance looking into the drain—also is high, and we have assumed it to be infinite thus far. Putting all of this together, we arrive at the circuit in Fig. 6.13(a), which represents the small-signal operation of the MOSFET and is thus a **small-signal model** or a **small-signal equivalent circuit**.

In the analysis of a MOSFET amplifier circuit, the transistor can be replaced by the equivalent-circuit model shown in Fig. 6.13(a). The rest of the circuit remains unchanged except that *ideal constant dc voltage sources are replaced by short circuits*. This is a result of the fact that the voltage across an ideal constant dc voltage source does not change, and thus there will always be a zero voltage signal across a constant dc voltage source. A dual statement applies for constant dc current sources; namely, the signal current of an ideal constant dc current source will always be zero, and thus *an ideal constant dc current source can be replaced by an open circuit* in the small-signal equivalent circuit of the amplifier. The circuit resulting can then be used to perform any required signal analysis, such as calculating voltage gain.

The most serious shortcoming of the small-signal model of Fig. 6.13(a) is that it assumes the drain current in saturation to be independent of the drain voltage. From our study of the MOSFET characteristics in saturation, we know that the drain current does in fact depend on v_{DS} in a linear manner. Such dependence was modeled by a finite resistance r_o between drain and source, whose value was given by Eq. (5.27) in Section 5.2.4, which we repeat here (with the prime on I_D dropped) as

$$r_o = \frac{|V_A|}{I_D} \tag{6.37}$$

where $V_A = 1/\lambda$ is a MOSFET parameter that either is specified or can be measured. It should be recalled that for a given process technology, V_A is proportional to the MOSFET channel length. The current I_D is the value of the dc drain current without the channel-length modulation taken into account; that is,

$$I_D = \frac{1}{2}k_n V_{OV}^2$$
(6.38)

Typically, r_o is in the range of 10 k Ω to 1000 k Ω . It follows that the accuracy of the small-signal model can be improved by including r_o in parallel with the controlled source, as shown in Fig. 6.13(b).

It is important to note that the small-signal model parameters g_m and r_o depend on the dc bias point of the MOSFET.

Returning to the amplifier of Fig. 6.10, we find that replacing the MOSFET with the small-signal model of Fig. 6.13(b) results in the voltage-gain expression

$$A_{v} = \frac{v_{ds}}{v_{gs}} = -g_{m}(R_{D} \| r_{o})$$
(6.39)

Thus, the finite output resistance r_o results in a reduction in the magnitude of the voltage gain.

Although the analysis above is performed on an NMOS transistor, the results, and the equivalent-circuit models of Fig. 6.13, apply equally well to PMOS devices, except for using $|V_{GS}|, |V_t|, |V_{OV}|$, and $|V_A|$ and replacing k_n with k_p .

The Transconductance g_m We shall now take a closer look at the MOSFET transconductance given by Eq. (6.32), which we rewrite with $k_n = k'_n(W/L)$ as follows:

$$g_m = k'_n(W/L) (V_{GS} - V_t) = k'_n(W/L) V_{OV}$$
(6.40)

This relationship indicates that g_m is proportional to the process transconductance parameter $k'_n = \mu_n C_{ox}$ and

to the *W/L* ratio of the MOS transistor; hence to obtain relatively large transconductance the device must be short and wide. We also observe that for a given device the transconductance is proportional to the overdrive voltage, $V_{OV} = V_{GS} - V_t$, the amount by which the bias voltage V_{GS} exceeds the threshold voltage V_t . Note, however, that increasing g_m by biasing the device at a larger V_{GS} has the disadvantage of reducing the allowable voltage signal swing at the drain.

Another useful expression for g_m can be obtained by substituting for V_{OV} in Eq. (6.40) by $\sqrt{2I_D/(k'_n(W/L))}$ [from Eq. (6.25)]:

$$g_m = \sqrt{2k'_n}\sqrt{W/L}\sqrt{I_D} \tag{6.41}$$




Figure 6.13 Small-signal models for the MOSFET: (a) neglecting the dependence of i_D on v_{DS} in the active region (the channel-length modulation effect) and (b) including the effect of channel-length modulation, modeled by output resistance $r_a = |V_A|/I_D$. These models apply equally well for both NMOS and PMOS transistors.




Figure 6.14 The slope of the tangent at the bias point Q intersects the v_{OV} axis at $\frac{1}{2}V_{OV}$. Thus, $g_m = I_D/(\frac{1}{2}V_{OV})$.

This expression shows two things:

- 1. For a given MOSFET, g_m is proportional to the square root of the dc bias current.
- 2. At a given bias current, g_m is proportional to $\sqrt{W/L}$.

In contrast, as we shall see shortly, the transconductance of the bipolar junction transistor (BJT) is proportional to the bias current and is independent of the physical size and geometry of the device.

To gain some insight into the values of g_m obtained in MOSFETs consider an integrated-circuit device operating at $I_D = 0.5$ mA and having $k'_n = 120 \,\mu \text{A/V}^2$. Equation (6.41) shows that for $W/L = 1, g_m =$ 0.35 mA/V, whereas a device for which W/L = 100has $g_m = 3.5$ mA/V. In contrast, a BJT operating at a collector current of 0.5 mA has $g_m = 20$ mA/V.

FET can be obtained by substituting for $k'_n(W/L)$ in Eq. (6.40) by $2I_D/(V_{GS} - V_t)^2$:

$$g_m = \frac{2I_D}{V_{GS} - V_t} = \frac{2I_D}{V_{OV}}$$
(6.42)

A convenient graphical construction that clearly illustrates this relationship is shown in Fig. 6.14.

In summary, there are three different relationships for determining g_m —Eqs. (6.40), (6.41), and (6.42)—and there are three design parameters—(*W/L*), V_{OV} , and I_D , any two of which can be chosen independently. That is, the designer may choose to operate the MOSFET with a certain overdrive voltage V_{OV} and at a particular current I_D ; the required *W/L* ratio can then be found and the resulting g_m determined.⁴

Example 6.3

Figure 6.15(a) shows a discrete MOSFET amplifier utilizing a drain-to-gate resistance R_G for biasing purposes. Such a biasing arrangement will be studied in Section 6.4. The input signal v_i is coupled to the gate via a large capacitor, and the output signal at the drain is coupled to the load resistance R_L via another large capacitor. We wish to analyze this amplifier circuit to determine its small-signal voltage gain, its input resistance, and the largest allowable input signal. The transistor has $V_t = 1.5 \text{ V}$, $k'_n (W/L) = 0.25 \text{ mA/V}^2$, and $V_A = 50 \text{ V}$. Assume the coupling capacitors to be sufficiently large so as to act as short circuits at the signal frequencies of interest.

⁴This assumes that the circuit designer is also designing the device, as is typically the case in IC design. On the other hand, a circuit designer working with a discrete-circuit MOSFET obviously does not have the freedom to change its W/L ratio. Thus, in this case there are only two design parameters— V_{OV} and I_D , and only one can be specified by the designer.




Figure 6.15 Example 6.3: (a) amplifier circuit; (b) circuit for determining the dc operating point; (c) the amplifier small-signal equivalent circuit; (d) a simplified version of the circuit in (c).

Solution

We first determine the dc operating point. For this purpose, we eliminate the input signal v_i , and open-circuit the two coupling capacitors (since they block dc currents). The result is the circuit shown in Fig. 6.14(b). We note that since $I_G = 0$, the dc voltage drop across R_G will be zero, and

$$V_{GS} = V_{DS} = V_{DD} - R_D I_D \tag{6.43}$$

With $V_{DS} = V_{GS}$, the NMOS transistor will be operating in saturation. Thus,

$$I_D = \frac{1}{2}k_n (V_{GS} - V_t)^2$$
(6.44)

where, for simplicity, we have neglected the effect of channel-length modulation on the dc operating point. Substituting $V_{DD} = 15$ V, $R_D = 10$ k Ω , $k_n = 0.25$ mA/V², and $V_t = 1.5$ V in Eqs. (6.43) and (6.44), and substituting for V_{GS} from Eq. (6.43) into Eq. (6.44) results in a quadratic equation in I_D .

Example 6.3 continued

Solving the latter and discarding the root that is not physically meaningful yields the solution

$$I_{D} = 1.06 \text{ mA}$$

which corresponds to

$$V_{GS} = V_{DS} = 4.4 \text{ V}$$

and

$$V_{ov} = 4.4 - 1.5 = 2.9 \text{ V}$$

Next we proceed with the small-signal analysis of the amplifier. Toward that end we replace the MOSFET with its small-signal model to obtain the small-signal equivalent circuit of the amplifier, shown in Fig. 6.15(c). Observe that we have replaced the coupling capacitors with short circuits. The dc voltage supply V_{DD} has also been replaced with a short circuit to ground.

The values of the transistor small-signal parameters g_m and r_o can be determined by using the dc bias quantities found above, as follows:

$$g_m = k_n V_{ov} = 0.25 \times 2.9 = 0.725 \text{ mA/V}$$

 $r_o = \frac{V_A}{I_D} = \frac{50}{1.06} = 47 \text{ k}\Omega$

Next we use the equivalent circuit of Fig. 6.15(c) to determine the input resistance $R_{in} \equiv v_i/i_i$ and the voltage gain $A_v = v_o/v_i$. Toward that end we simplify the circuit by combining the three parallel resistances r_o , R_D , and R_L in a single resistance R'_L ,

$$R_L' = R_L ||R_D||r_o = 10||10||47 = 4.52 \text{ k}\Omega$$

as shown in Fig. 6.15(d). For the latter circuit we can write the two equations

$$v_o = \left(i_i - g_m \, v_{gs}\right) R'_L \tag{6.45}$$

and

$$i_i = \frac{v_{gs} - v_o}{R_G} \tag{6.46}$$

Substituting for i_i from Eq. (6.46) into Eq. (6.45) results in the following expression for the voltage gain $A_v \equiv v_o/v_i = v_o/v_{es}$:

$$A_{v} = -g_{m}R_{L}^{\prime}\frac{1-(1/g_{m}R_{G})}{1+(R_{L}^{\prime}/R_{G})}$$

Since R_G is very large, $g_m R_G \gg 1$ and $R'_L/R_G \ll 1$ (the reader can easily verify this), and the gain expression can be approximated as

$$A_v \simeq -g_m R'_L \tag{6.47}$$

Substituting $g_m = 0.725$ mA/V and $R'_L = 4.52$ k Ω yields $A_v = -3.3$ V/V

To obtain the input resistance, we substitute in Eq. (6.46) for $v_o = A_v v_{gs} = -g_m R'_L v_{gs}$, then use $R_{in} \equiv v_i / i_i = v_{gs} / i_i$ to obtain

Example 6.3 continued

$$R_{\rm in} = \frac{R_G}{1 + g_m R_L'} \tag{6.48}$$

This is an interesting relationship: The input resistance decreases as the gain $(g_m R'_L)$ is increased. The value of R_{in} can now be determined; it is

$$R_{\rm in} = \frac{10 \,\rm M\Omega}{1+3.3} = 2.33 \,\rm M\Omega$$

which is still very large.

The largest allowable input signal \hat{v}_i is constrained by the need to keep the transistor in saturation at all times; that is, $v_{DS} \ge v_{GS} - V_i$

Enforcing this condition with equality at the point v_{GS} is maximum and v_{DS} is minimum, we write

$$v_{DS\min} = v_{GS\max} - V_t$$

$$V_{DS} - \left| A_v \right| \hat{v}_i = V_{GS} + \hat{v}_i - V_t$$

Since $V_{DS} = V_{GS}$, we obtain

$$\hat{v}_i = \frac{V_t}{|A_v| + 1}$$

This is a general relationship that applies to this circuit irrespective of the component values. Observe that it simply states that the maximum signal swing is determined by the fact that the bias arrangement makes $V_D = V_G$ and thus, to keep the MOSFET out of the triode region, the signal between D and G is constrained to be equal to V_f . For our particular design,

$$\hat{v}_i = \frac{1.5}{3.3+1} = 0.35 \text{ V}$$

Since $V_{ov} = 2.9$ V, a v_i of 0.35 is indeed much smaller than $2V_{ov} = 5.8$ V; thus the assumption of linear operation is justified.

A modification of this circuit that increases the allowable signal swing is investigated in Problem 6.94.

EXERCISE

D6.4 Consider the amplifier circuit of Fig. 6.15(a) without the load resistance R_L and with channel-length modulation neglected. Let $V_{DD} = 5$ V, $V_t = 0.7$ V, and $k_n = 1$ mA/V². Find V_{OV} , I_D , R_D , and R_G to obtain a voltage gain of -25 V/V and an input resistance of 0.5 M Ω . What is the maximum allowable input signal, \hat{v}_i ?

Ans. 0.319 V; 50.9 μ A; 78.5 k Ω ; 13 M Ω ; 27 mV

The T Equivalent-Circuit Model Through a simple circuit transformation it is possible to develop an alternative equivalent-circuit model for the MOSFET. The development of such a model, known as the T model, is illustrated in Fig. 6.16. Figure 6.16(a) shows the equivalent circuit studied above without r_o . In Fig. 6.16(b) we have added a second $g_m v_{gs}$ current source in series with the original controlled source. This addition obviously does not change the terminal currents and is thus allowed. The newly created circuit node, labeled X, is joined to the gate terminal G in Fig. 6.16(c). Observe that the gate current does not change—that is, it remains equal to zero—and thus this connection does not alter the terminal characteristics. We now note that we have a controlled current source $g_m v_{gs}$ connected across its control voltage v_{gs} . We can replace this controlled source by a resistance as long as this resistance draws an equal current as the source. (See the source-absorption theorem in Appendix D.) Thus the value of the resistance is $v_{gs}/g_m v_{gs} = 1/g_m$. This replacement is shown in Fig. 6.16(d), which depicts the alternative model. Observe that i_g is still zero, $i_d = g_m v_{gs}$, and $i_s = v_{gs}/(1/g_m) = g_m v_{gs}$, all the same as in the original model in Fig. 6.16(a).




Figure 6.16 Development of the T equivalent-circuit model for the MOSFET. For simplicity, r_o has been omitted; however, it may be added between D and S in the T model of (d).




Figure 6.17 (a) The T model of the MOSFET augmented with the drain-to-source resistance r_o . (b) An alternative representation of the T model.

The model of Fig. 6.16(d) shows that the resistance between gate and source looking into the source is $1/g_m$. This observation and the T model prove useful in many applications. Note that the resistance between gate and source, looking into the gate, is infinite.

In developing the T model we did not include r_o . If desired, this can be done by incorporating in the circuit of Fig. 6.16(d) a resistance r_o between drain and source, as shown in Fig. 6.17(a). An alternative representation of the T model, in which the voltage-controlled current source is replaced with a current-controlled current source, is shown in Fig. 6.17(b).

Finally, we should note that in order to distinguish the model of Fig. 6.13(b) from

the equivalent T model, the former is sometimes referred to as the **hybrid**- π model, a carryover from the bipolar transistor literature. The origin of this name will be explained shortly.

Example 6.4

Figure 6.18(a) shows a MOSFET amplifier biased by a constant-current source *I*. Assume that the values of *I* and R_D are such that the MOSFET operates in the saturation region. The input signal v_i is coupled to the source terminal by utilizing a large capacitor C_{C1} . Similarly, the output signal at the drain is taken through a large coupling capacitor C_{C2} . Find the input resistance R_{in} and the voltage gain v_o/v_i . Neglect channel-length modulation.

Solution

Replacing the MOSFET with its T equivalent-circuit model results in the amplifier equivalent circuit shown in Fig. 6.18(b). Observe that the dc current source I is replaced with an open circuit and the dc voltage source V_{DD} is replaced by a short circuit. The large coupling capacitors have been replaced by short circuits. From the equivalent-circuit model we determine

$$R_{\rm in} = \frac{v_i}{-i} = 1/g_m$$

and

$$v_o = -iR_D = \left(\frac{v_i}{1/g_m}\right)R_D = g_m R_D v_i$$

Thus,

$$A_v \equiv \frac{v_o}{v_i} = g_m R_h$$

Example 6.4 continued

We note that this amplifier, known as the common-gate amplifier because the gate at ground potential is common to both the input and output ports, has a low input resistance $(1/g_m)$ and a noninverting gain. We shall study this amplifier type in Section 6.3.5.




Figure 6.18 (a) Amplifier circuit for Example 6.4. (b) Small-signal equivalent circuit of the amplifier in (a).

EXERCISE

6.5 Use the T model of Fig. 6.17(b) to show that a MOSFET whose drain is connected to its gate exhibits an incremental resistance equal to $[(1/g_m) || r_o]$.

Ans. See Fig. E6.5.




Figure E6.5 Circuits for Exercise 6.5. Note that the bias arrangement of *Q* is not shown.

Modeling the Body Effect As mentioned earlier (see Section 5.4), the body effect occurs in a MOSFET when the source is not tied to the substrate (which is always connected to the most negative power supply in the integrated circuit for *n*-channel devices and to the most positive for *p*-channel devices). Thus the substrate (body) will be at signal ground, but since the source is not, a signal voltage v_{bs} develops between the body (B) and the source (S). The substrate then acts as a "second gate" or a **backgate** for the MOSFET. Thus the signal v_{bs} gives rise to a drain-current component, which we shall write as $g_{mb}v_{bs}$, where g_{mb} is the **body transconductance**, defined as

$$g_{mb} \equiv \frac{\partial i_D}{\partial v_{BS}} \bigg|_{\substack{v_{GS} = \text{constant} \\ v_{DC} = \text{constant}}}$$
(6.49)

Recalling that i_D depends on v_{BS} through the dependence of V_t on V_{BS} , we can show that

 $\chi \equiv$

$$g_{mb} = \chi g_m$$


$$\frac{\partial V_t}{\partial V_{SB}} = \frac{\gamma}{2\sqrt{2\phi_f + V_{SB}}}$$
(6.50)
(6.51)


where

Typically the value of χ lies in the range 0.1 to 0.3.

Figure 6.19 shows the MOSFET model augmented to include the controlled source $g_{mb} v_{bs}$ that models the body effect. Ideally, this is the model to be used whenever the source is not connected to the substrate. It has been found, however, that except in some very particular situations, the body effect can generally be ignored in the initial, pencil-and-paper design of MOSFET amplifiers.

Finally, although the analysis above was performed on an NMOS transistor, the results and the equivalent circuit of Fig. 6.19 apply equally well to PMOS transistors, except for using $|V_{GS}|$, $|V_t|$, $|V_{OV}|$, $|V_A|$, $|V_{SB}|$, $|\gamma|$, and $|\lambda|$ and replacing k'_n with k'_p in the appropriate formula.





EXERCISES

6.6 For the amplifier in Fig. 6.4, let $V_{DD} = 5$ V, $R_D = 10$ k Ω , $V_t = 1$ V, $k'_n = 20 \mu$ A/V², W/L = 20, $V_{GS} = 2$ V, and $\lambda = 0$.

- (a) Find the dc current I_D and the dc voltage V_{DS} .
- (b) Find g_m .
- (c) Find the voltage gain.
- (d) If $v_{gs} = 0.2 \sin \omega t$ volts, find v_{ds} assuming that the small-signal approximation holds. What are the minimum and maximum values of v_{DS} ?
- (e) Use Eq. (6.28) to determine the various components of i_D . Using the identity $(\sin^2 \omega t = \frac{1}{2} \frac{1}{2} \cos 2 \omega t)$, show that there is a slight shift in I_D (by how much?) and that there is a second-harmonic component (i.e., a component with frequency 2ω). Express the amplitude of the second-harmonic component as a percentage of the amplitude of the fundamental. (This value is known as the second-harmonic distortion.)

Ans. (a) 200 μ A, 3 V; (b) 0.4 mA/V; (c) -4 V/V; (d) $v_{ds} = -0.8 \sin \omega t$ volts, 2.2 V, 3.8 V; (e) $i_D = (204 + 80 \sin \omega t - 4 \cos 2 \omega t) \mu$ A, 5%

6.7 An NMOS transistor has $\mu_n C_{ox} = 60 \,\mu \text{A/V}^2$, W/L = 40, $V_i = 1$ V, and $V_A = 15$ V. Find g_m and r_o when (a) the bias voltage $V_{GS} = 1.5$ V, (b) the bias current $I_D = 0.5$ mA.

Ans. (a) 1.2 mA/V, $50 \text{ k}\Omega$; (b) 1.55 mA/V, $30 \text{ k}\Omega$ **6.8** A MOSFET is to operate at $I_D = 0.1 \text{ mA}$ and is to have $g_m = 1 \text{ mA/V}$. If $k'_n = 50 \mu \text{ A/V}^2$, find the required *W/L* ratio and the overdrive voltage.

Ans. 100; 0.2 V

6.9 For a fabrication process for which $\mu_p \simeq 0.4 \mu_n$, find the ratio of the width of a PMOS transistor to the width of an NMOS transistor so that the two devices have equal g_m for the same bias conditions. The two devices have equal channel lengths.

Ans. 2.5

6.10 A PMOS transistor has $V_t = -1$ V, $k'_p = 60 \,\mu\text{A/V}^2$, and $W/L = 16 \,\mu\text{m}/0.8 \,\mu\text{m}$. Find I_D and g_m when the device is biased at $V_{GS} = -1.6$ V. Also, find the value of r_o if λ (at $L = 1 \,\mu\text{m}$) = $-0.04 \,\text{V}^{-1}$.

Ans. 216 μ A; 0.72 mA/V; 92.6 k Ω

6.11 Derive an expression for $(g_m r_o)$ in terms of V_A and V_{ov} . As we shall see in Chapter 7, this is an important transistor parameter and is known as the intrinsic gain. Evaluate the value of $g_m r_o$ for an NMOS transistor fabricated in a 0.8- μ m CMOS process for which $V'_A = 12.5$ V/ μ m of channel length. Let the device have minimum channel length and be operated at an overdrive voltage of 0.2 V.

Ans. $g_m r_o = 2V_A / V_{OV}$; 100 V/V

6.2.2 The BJT Case

We next consider the small-signal operation of the BJT and develop small-signal equivalent-circuit models that represent its operation at a given bias point. The following development parallels what we used for the MOSFET except that here we have an added complication: The BJT draws a finite base current. As will be seen shortly, this phenomenon (finite β) manifests itself as a finite input resistance looking into the base of the BJT (as compared to the infinite input resistance looking into the gate of the MOSFET).

Consider the *conceptual* amplifier circuit shown in Fig. 6.20(a). Here the base–emitter junction is forward biased by a dc voltage V_{BE} . The reverse bias of the collector–base junction is established by connecting the collector to another power supply of voltage V_{CC} through a resistor R_C . The input signal to be amplified is represented by the voltage source v_{be} that is superimposed on V_{BE} .

The DC Bias Point We consider first the dc bias conditions by setting the signal v_{be} to zero. The circuit reduces to that in Fig. 6.20(b), and we can write the following relationships for the dc currents and voltages:

$$i_{C} \downarrow \downarrow R_{C}$$

$$i_{C} \downarrow \downarrow R_{C}$$

$$i_{C} \downarrow \downarrow R_{C}$$

$$i_{B} \downarrow \downarrow I_{E}$$

$$V_{BE} \downarrow I_{E}$$

$$V_{E} \downarrow I_{E}$$

Figure 6.20 (a) Conceptual circuit to illustrate the operation of the transistor as an amplifier. (b) The circuit of (a) with the signal source v_{ba} eliminated for dc (bias) analysis.

$$I_C = I_S e^{V_{BE}/V_T}$$
(6.52)

$$I_E = I_C / \alpha \tag{6.53}$$

$$I_{B} = I_{C}/\beta \tag{6.54}$$

$$V_{CE} = V_{CC} - I_C R_C (6.55)$$

For active-mode operation, V_{CE} should be greater than $(V_{BE} - 0.4)$ by an amount that allows for the required negative signal swing at the collector.

The Collector Current and the Transconductance If a signal v_{be} is applied as shown in Fig. 6.20(a), the total instantaneous base–emitter voltage v_{BE} becomes

$$v_{BE} = V_{BE} + v_{be}$$

Correspondingly, the collector current becomes

$$i_{C} = I_{S} e^{v_{BE}/V_{T}} = I_{S} e^{(V_{BE} + v_{be})/V_{T}}$$
$$= I_{S} e^{V_{BE}/V_{T}} e^{v_{be}/V_{T}}$$

Use of Eq. (6.52) yields

 $=I_{C}e^{v_{be}/V_{T}}$ (6.56)

Now, if $v_{be} \ll V_T$, we may approximate Eq. (6.56) as

$$i_C \simeq I_C \left(1 + \frac{v_{be}}{V_T} \right) \tag{6.57}$$

Here we have expanded the exponential in Eq. (6.56) in a series and retained only the first two terms. That is, we have assumed that

$$v_{be} \ll V_T \tag{6.58}$$

so that we can neglect the higher-order terms in the exponential series expansion. The condition in Eq. (6.58) is the **small-signal approximation** for the BJT and corresponds to that in Eq. (6.29) for the MOSFET case. The small-signal approximation for the BJT is valid only for v_{be} less than 5 mV or 10 mV, at most. Under this approximation, the total collector current is given by Eq. (6.57) and can be rewritten

$$i_C = I_C + \frac{I_C}{V_T} v_{be} \tag{6.59}$$

Thus the collector current is composed of the dc bias value I_c and a signal component i_c ,

$$i_c = \frac{I_C}{V_T} v_{be} \tag{6.60}$$

This equation relates the signal current in the collector to the corresponding base–emitter signal voltage. It can be rewritten as

$$i_c = g_m v_{be} \tag{6.61}$$

where g_m is the **transconductance**, and from Eq. (6.60), it is given by




Figure 6.21 Linear operation of the transistor under the small-signal condition: A small-signal v_{be} with a triangular waveform is superimposed on the dc voltage V_{BE} . It gives rise to a collector-signal current i_c , also of triangular waveform, superimposed on the dc current I_C . Here, $i_c = g_m v_{be}$, where g_m is the slope of the $i_C - v_{BE}$ curve at the bias point Q.

EXERCISES

6.12 Use Eq. (6.63) to derive the expression for g_m in Eq. (6.62).

6.13 Calculate the value of g_m for a BJT biased at $I_c = 0.5$ mA.

$$g_m = \frac{I_C}{V_T} \tag{6.62}$$

We observe that the transconductance of the BJT is directly proportional to the collector bias current I_c . Thus to obtain a constant predictable value for g_m , we need a constant predictable I_c . Also, we note that BJTs have relatively high transconductance in comparison to MOSFETs: for instance, at $I_c = 1 \text{ mA}$, $g_m \simeq 40 \text{ mA/V}$. Finally, unlike the MOSFET, whose g_m depends on the device dimensions (W and L), g_m of a BJT depends only on the dc collector current at which it is biased to operate.

A graphical interpretation for g_m is given in Fig. 6.21, where it is shown that g_m is equal to the slope of the tangent to the $i_C - v_{BE}$ characteristic curve at $i_C = I_C$ (i.e., at the bias point Q). Thus,

$$g_m = \frac{\partial i_C}{\partial v_{BE}}\Big|_{i_C = I_C} \tag{6.63}$$

The small-signal approximation implies keeping the signal amplitude sufficiently small that operation is restricted to an almost-linear segment of the $i_C - v_{BE}$ exponential curve. Increasing the signal amplitude will result in the collector current having components nonlinearly related to v_{he} .

Ans. 20 mA/V

The Base Current and the Input Resistance at the Base To determine the resistance seen by v_{be} , we first evaluate the total base current i_B using Eq. (6.59), as follows:

$$i_B = \frac{i_C}{\beta} = \frac{I_C}{\beta} + \frac{1}{\beta} \frac{I_C}{V_T} v_{be}$$

Thus,

$$i_B = I_B + i_b \tag{6.64}$$

where I_B is equal to I_C/β and the signal component i_b is given by

$$i_b = \frac{1}{\beta} \frac{I_C}{V_T} v_{be} \tag{6.65}$$

Substituting for I_C/V_T by g_m gives

$$i_b = \frac{g_m}{\beta} v_{be} \tag{6.66}$$

The small-signal input resistance between base and emitter, *looking into the base*, is denoted by r_{π} and is defined as

$$r_{\pi} \equiv \frac{v_{be}}{i_b} \tag{6.67}$$

Using Eq. (6.66) gives

$$r_{\pi} = \frac{\beta}{g_m} \tag{6.68}$$

Thus r_{π} is directly dependent on β and is inversely proportional to the bias current I_C . Substituting for g_m in Eq. (6.68) from Eq. (6.62) and replacing I_C/β by I_B gives an alternative expression for r_{π} ,

$$r_{\pi} = \frac{V_T}{I_B} \tag{6.69}$$

Here, we recall that because the gate current of the MOSFET is zero (at dc and low frequencies) the input resistance at the gate is infinite; that is, in the MOSFET there is no counterpart to r_{π} .⁵

EXERCISE

6.14 A BJT amplifier is biased to operate at a constant collector current $I_c = 0.5$ mA irrespective of the value β . If the transistor manufacturer specifies β to range from 50 to 200, give the expected range of g_m , I_B , and r_{π} .

Ans. g_m is constant at 20 mA/V; $I_B = 10 \mu A$ to 2.5 μA ; $r_{\pi} = 2.5 \text{ k}\Omega$ to 10 k Ω

The Emitter Current and the Input Resistance at the Emitter The total emitter current i_E can be determined using Eq. (6.59) as

$$i_E = \frac{i_C}{\alpha} = \frac{I_C}{\alpha} + \frac{i_c}{\alpha}$$

$$i_E = I_E + i_e$$
(6.70)

Thus,

where
$$I_E$$
 is equal to I_C/α and the signal current i_e is given by

$$i_e = \frac{i_c}{\alpha} = \frac{I_C}{\alpha V_T} v_{be} = \frac{I_E}{V_T} v_{be}$$
(6.71)

⁵At high frequencies, the input capacitance at the MOSFET gate makes the input current finite (see Chapter 9).

If we denote the small-signal resistance between base and emitter *looking into the emitter* by r_e , it can be defined as

$$r_e \equiv \frac{v_{be}}{i_e} \tag{6.72}$$

Using Eq. (6.71) we find that r_e , called the **emitter resistance**, is given by

$$r_e = \frac{V_T}{I_E} \tag{6.73}$$

Comparison with Eq. (6.62) reveals that

$$r_e = \frac{\alpha}{g_m} \simeq \frac{1}{g_m} \tag{6.74}$$

The relationship between r_{π} and r_e can be found by combining their respective definitions in Eqs. (6.67) and (6.72) as

$$v_{be} = l_b r_\pi = l_e r_e$$

$$r_\pi = (i_e/i_b) r_e$$

$$r_\pi = (\beta + 1) r_e$$
(6.75)

Thus,

which yields

Figure 6.22 illustrates the definition of r_{π} and r_{e} .

Finally, a comparison with the MOSFET would be useful: For the MOSFET, $\alpha = 1$ and the resistance looking into the source is simply $1/g_m$.

SHOCKLEY AND SILICON VALLEY


In 1956 William Bradford Shockley started a new company, Shockley Semiconductor Laboratory in Mountain View, California (near Stanford, his birthplace). While at Bell Labs, together with John Bardeen and Walter Brattain, he had invented the BJT. At Shockley, the initial concentration was on developing semiconductor devices, particularly a new four-layer diode. But Shockley's scientific genius and ability to select and attract good team members,

first demonstrated at Bell Labs, was not accompanied by comparable talent for management. Consequently, in 1957, eight of his team members (the so-called Traitorous Eight, including Gordon Moore and Robert Noyce) left Shockley to create Fairchild Semiconductor. It was a propitious time: The first *Sputnik* was launched a month later, and the ensuing space race accelerated demand for solid-state circuits. Decades passed, and in 2002 a group of some 30 individuals who had been associated with Silicon Valley since 1956 met at Stanford University to reminisce about Shockley's contributions to the information technology age. They unanimously concluded that Shockley was the man who brought silicon to Silicon Valley!

EXERCISE

6.15 A BJT having $\beta = 100$ is biased at a dc collector current of 1 mA. Find the value of g_m , r_e , and r_{π} at the bias point.

Ans. 40 mA/V; 25Ω ; $2.5 \text{ k}\Omega$






Figure 6.23 The amplifier circuit of Fig. 6.20(a) with the dc sources $(V_{BE} \text{ and } V_{CC})$ eliminated (short-circuited). Thus only the signal components are present. Note that this is a representation of the signal operation of the BJT and not an actual amplifier circuit.

Figure 6.22 Illustrating the definition of r_{π} and r_{e} .

The Voltage Gain The total collector voltage v_{CE} is

$$v_{CE} = V_{CC} - i_C R_C$$

= $V_{CC} - (I_C + i_c) R_C$
= $(V_{CC} - I_C R_C) - i_c R_C$
= $V_{CE} - i_c R_C$
(6.76)

Thus, superimposed on the collector bias voltage V_{CE} we have signal voltage v_{ce} given by

$$v_{ce} = -i_c R_C = -g_m v_{be} R_C$$

$$= (-g_m R_C) v_{be}$$
(6.77)

from which we find the voltage gain A_v of this amplifier as

$$A_{v} \equiv \frac{v_{ce}}{v_{be}} = -g_{m}R_{C} \tag{6.78}$$

Here again we note that because g_m is directly proportional to the collector bias current, the gain will be as stable as the collector bias current is made. Substituting for g_m from Eq. (6.62) enables us to express the gain in the form

$$A_v = -\frac{I_C R_C}{V_T} \tag{6.79}$$

which is identical to the expression we derived in Section 6.1 (Eq. 6.21). Finally, we note that the gain expression in Eq. (6.78) is identical in form to that for the MOSFET amplifier (namely, $-g_m R_D$).

EXERCISE

6.16 In the circuit of Fig. 6.20(a), V_{BE} is adjusted to yield a dc collector current of 1 mA. Let $V_{CC} = 15$ V, $R_C = 10 \text{ k}\Omega$, and $\beta = 100$. Find the voltage gain v_{ce}/v_{be} . If $v_{be} = 0.005 \sin \omega t$ volt, find $v_C(t)$ and $i_B(t)$. **Ans.** -400 V/V; $5 - 2 \sin \omega t$ volts; $10 + 2 \sin \omega t$ μ A **Separating the Signal and the DC Quantities** The analysis above indicates that every current and voltage in the amplifier circuit of Fig. 6.20(a) is composed of two components: a dc component and a signal component. For instance, $v_{BE} = V_{BE} + v_{be}$, $I_C = I_C + i_c$, and so on. The dc components are determined from the dc circuit given in Fig. 6.20(b) and from the relationships imposed by the transistor (Eqs. 6.52 through 6.54). On the other hand, a representation of the signal operation of the BJT can be obtained by eliminating the dc sources, as shown in Fig. 6.23. Observe that since the voltage of an ideal dc supply does not change, the signal voltage across it will be zero. For this reason we have replaced V_{CC} and V_{BE} with short circuits. Had the circuit contained ideal dc current sources, these would have been replaced by open circuits. Note, however, that the circuit of Fig. 6.23 is useful only insofar as it shows the various signal currents and voltages; it is *not* an actual amplifier circuit, since the dc bias circuit is not shown.

Figure 6.23 also shows the expressions for the current increments $(i_c, i_b, \text{ and } i_e)$ obtained when a small signal v_{be} is applied. These relationships can be represented by a circuit. Such a circuit should have three terminals—C, B, and E—and should yield the same terminal currents indicated in Fig. 6.23. The resulting circuit is then *equivalent to the transistor as far as small-signal operation is concerned*, and thus it can be considered an equivalent small-signal circuit model.

The Hybrid-\pi Model An equivalent-circuit model for the BJT is shown in Fig. 6.24(a). This model represents the BJT as a voltage-controlled current source and explicitly includes the input resistance looking into the base, r_{π} . The model obviously yields $i_c = g_m v_{be}$ and $i_b = v_{be}/r_{\pi}$. Not so obvious, however, is the fact that the model also yields the correct expression for i_e . This can be shown as follows: At the emitter node we have

$$i_{e} = \frac{v_{be}}{r_{\pi}} + g_{m} v_{be} = \frac{v_{be}}{r_{\pi}} (1 + g_{m} r_{\pi})$$
$$= \frac{v_{be}}{r_{\pi}} (1 + \beta) = v_{be} / \left(\frac{r_{\pi}}{1 + \beta}\right) = v_{be} / r_{\pi}$$

A slightly different equivalent-circuit model can be obtained by expressing the current of the controlled source $(g_m v_{be})$ in terms of the base current i_b as follows:

$$g_m v_{be} = g_m (i_b r_\pi) = (g_m r_\pi) i_b = \beta i_b$$

This results in the alternative equivalent-circuit model shown in Fig. 6.24(b). Here the transistor is represented as a current-controlled current source, with the control current being i_b .




Figure 6.24 Two slightly different versions of the hybrid- π model for the small-signal operation of the BJT. The equivalent circuit in (a) represents the BJT as a voltage-controlled current source (a transconductance amplifier), and that in (b) represents the BJT as a current-controlled current source (a current amplifier).




Figure 6.25 The hybrid- π small-signal model, in its two versions, with the resistance r_o included.

As we have done in the case of the MOSFET's small-signal models, we can account for the Early effect (the slight dependence of i_C on v_{CE} due to basewidth modulation) by adding the resistance $r_o = V_A/I_C$ between collector and emitter, as shown in Fig. 6.25. Note that to conform with the literature, we have renamed v_{be} as v_{π} . The two models of Fig. 6.25 are versions of the hybrid- π model, the most widely used model for the BJT. The equivalent circuit of Fig. 6.25(a) corresponds to that of the MOSFET (Fig. 6.13b) except for r_{π} , which accounts for the finite base current (or finite β) of the BJT. However, the equivalent circuit of Fig. 6.25(b) has no MOS counterpart.

It is important to note that the small-signal equivalent circuits of Fig. 6.25 model the operation of the BJT *at a given bias point*. This should be obvious from the fact that the model parameters g_m , r_{π} , and r_o depend on the value of the dc bias current I_c , as indicated in Fig. 6.25. That is, these equivalent circuits model the *incremental operation* of the BJT around the bias point.

As in the case of the MOSFET amplifier, including r_o in the BJT model causes the voltage gain of the conceptual amplifier of Fig. 6.20(a) to become

$$\frac{v_o}{v_{be}} = -g_m(R_C \| r_o)$$
(6.80)

Thus, the magnitude of the gain is reduced somewhat.

EXERCISE

6.17 For the model in Fig. 6.24(b) show that $i_c = g_m v_{be}$ and $i_e = v_{be}/r_e$.

The T Model Although the hybrid- π model (in one of its two variants shown in Fig. 6.24) can be used to carry out small-signal analysis of any transistor circuit, there are situations in which an alternative model, shown in Fig. 6.26, is much more convenient. This model, called, as in the case of the MOSFET, the **T model**, is shown in two versions in Fig. 6.26. The model of Fig. 6.26(a) represents the BJT as a voltage-controlled current source with the control voltage being v_{be} . Here, however, the resistance between base and emitter, looking into the emitter, is explicitly shown. From Fig. 6.26(a) we see clearly that the model yields the correct expressions for i_c and i_e . It can also be shown to yield the correct expression for i_b (see Exercise 6.18).

If in the model of Fig. 6.26(a) the current of the controlled source is expressed in terms of the emitter current as

$$g_m v_{be} = g_m (i_e r_e) = (g_m r_e) i_e = \alpha i_e$$




Figure 6.26 Two slightly different versions of what is known as the *T model* of the BJT. The circuit in (**a**) is a voltage-controlled current source representation and that in (**b**) is a current-controlled current source representation. These models explicitly show the emitter resistance r_e rather than the base resistance r_{π} featured in the hybrid- π model.




Figure 6.27 The T models of the BJT.

we obtain the alternative T model shown in Fig. 6.26(b). Here the BJT is represented as a current-controlled current source but with the control signal being i_e .

Finally, the T models can be augmented by r_o to account for the dependence of i_c to v_{ce} (the Early effect) to obtain the equivalent circuits shown in Fig. 6.27.

EXERCISE

6.18 Show that for the T model in Fig. 6.24(a), $i_b = v_{be}/r_{\pi}$.

Small-Signal Models of the *pnp* **Transistor** Although the small-signal models in Figs. 6.25 and 6.27 were developed for the case of the *npn* transistor, they apply equally well to the *pnp* transistor *with no change in polarities*.

Example 6.5

We wish to analyze the transistor amplifier shown in Fig. 6.28(a) to determine its voltage gain v_o/v_i . Assume $\beta = 100$ and neglect the Early effect.




Figure 6.28 Example 6.5: (a) amplifier circuit; (b) circuit for dc analysis; (c) amplifier circuit with dc sources replaced by short circuits; (d) amplifier circuit with transistor replaced by its hybrid- π , small-signal model.

Example 6.5 continued

Solution

We shall follow a five-step process:

1. The first step in the analysis consists of determining the quiescent operating point. For this purpose we assume that $v_i = 0$ and thus obtain the dc circuit shown in Fig. 6.28(b). The dc base current will be

$$I_B = \frac{V_{BB} - V_{BE}}{R_{BB}} \simeq \frac{3 - 0.7}{100} = 0.023 \text{ mA}$$

The dc collector current will be

$$I_c = \beta I_B = 100 \times 0.023 = 2.3 \text{ mA}$$

The dc voltage at the collector will be

$$V_{c} = V_{cc} - I_{c}R_{c} = +10 - 2.3 \times 3 = +3.1 \text{ V}$$

Since V_B at +0.7 V is less than V_C , it follows that in the quiescent condition the transistor will be operating in the active mode. The dc analysis is illustrated in Fig. 6.28(b).

2. Having determined the operating point, we can now proceed to determine the small-signal model parameters:

$$r_{e} = \frac{V_{T}}{I_{E}} = \frac{25 \text{ mV}}{(2.3/0.99) \text{ mA}} = 10.8 \Omega$$
$$g_{m} = \frac{I_{C}}{V_{T}} = \frac{2.3 \text{ mA}}{25 \text{ mV}} = 92 \text{ mA/V}$$
$$r_{\pi} = \frac{\beta}{g_{m}} = \frac{100}{92} = 1.09 \text{ k}\Omega$$

- **3.** Replacing V_{BB} and V_{CC} with short circuits results in the circuit in Fig. 6.28(c).
- **4.** To carry out the small-signal analysis it is equally convenient to employ either of the two hybrid- π , equivalent-circuit models of Fig. 6.24 to replace the transistor in the circuit of Fig. 6.28(c). Using the first results in the amplifier equivalent circuit given in Fig. 6.28(d).
- 5. Analysis of the equivalent circuit in Fig. 6.28(d) proceeds as follows:

$$v_{be} = v_i \frac{r_{\pi}}{r_{\pi} + R_{BB}} = v_i \frac{1.09}{101.09} = 0.011 v_i$$
(6.81)

The output voltage v_o is given by

$$v_o = -g_m v_{be} R_c = -92 \times 0.011 v_i \times 3 = -3.04 v_i$$

Thus the voltage gain will be

$$A_v = \frac{v_o}{v_i} = -3.04 \text{ V/V}$$
(6.82)

Example 6.6

To gain more insight into the operation of transistor amplifiers, we wish to consider the waveforms at various points in the circuit analyzed in the previous example. For this purpose assume that v_i has a triangular waveform. First determine the maximum amplitude that v_i is allowed to have. Then, with the amplitude of v_i set to this value, give the waveforms of the total quantities $i_B(t)$, $v_{BE}(t)$, $i_C(t)$, and $v_C(t)$.

Solution

One constraint on signal amplitude is the small-signal approximation, which stipulates that v_{be} should not exceed about 10 mV. If we take the triangular waveform v_{be} to be 20 mV peak-to-peak and work backward, Eq. (6.81) can be used to determine the maximum possible peak of v_i ,

$$\hat{v}_i = \frac{\hat{v}_{be}}{0.011} = \frac{10}{0.011} = 0.91 \text{ V}$$

To check whether the transistor remains in the active mode with v_i having a peak value $\hat{v}_i = 0.91$ V, we have to evaluate the collector voltage. The voltage at the collector will consist of a triangular wave v_o superimposed on the dc value $V_c = 3.1$ V. The peak voltage of the triangular waveform will be

$$\hat{v}_{o} = \hat{v}_{i} \times \text{gain} = 0.91 \times 3.04 = 2.77 \text{ V}$$

It follows that when the output swings negative, the collector voltage reaches a minimum of 3.1 - 2.77 = 0.33 V, which is lower than the base voltage by less than 0.4 V. Thus the transistor will remain in the active mode with v_i having a peak value of 0.91 V. Nevertheless, to be on the safe side, we will use a somewhat lower value for \hat{v}_i of approximately 0.8 V, as shown in Fig. 6.29(a), and complete the analysis of this problem utilizing the equivalent circuit in Fig. 6.28(d). The signal current in the base will be triangular, with a peak value \hat{i}_b of

$$\hat{i}_{b} = \frac{\hat{v}_{i}}{R_{BB} + r_{\pi}} = \frac{0.8}{100 + 1.09} = 0.008 \text{ mA}$$

This triangular-wave current will be superimposed on the quiescent base current I_B , as shown in Fig. 6.29(b). The base–emitter voltage will consist of a triangular-wave component superimposed on the dc V_{BE} that is approximately 0.7 V. The peak value of the triangular waveform will be

$$\hat{v}_{be} = \hat{v}_i \frac{r_{\pi}}{r_{\pi} + R_{BB}} = 0.8 \frac{1.09}{100 + 1.09} = 8.6 \text{ mV}$$

The total v_{BE} is sketched in Fig. 6.29(c).

The signal current in the collector will be triangular in waveform, with a peak value \hat{i}_c given by

$$\hat{i}_c = \beta \hat{i}_b = 100 \times 0.008 = 0.8 \text{ mA}$$

This current will be superimposed on the quiescent collector current I_c (= 2.3 mA), as shown in Fig. 6.29(d).

The signal voltage at the collector can be obtained by multiplying v_i by the voltage gain; that is,

$$\hat{v}_o = 3.04 \times 0.8 = 2.43 \text{ V}$$

Example 6.6 continued

Figure 6.29(e) shows a sketch of the total collector voltage v_c versus time. Note the phase reversal between the input signal v_i and the output signal v_o .

Finally, we observe that each of the total quantities is the sum of a dc quantity (found from the dc circuit in Fig. 6.28b), and a signal quantity (found from the circuit in Fig. 6.28d).






Figure 6.29 Signal waveforms in the circuit of Fig. 6.28.





Example 6.7

We need to analyze the circuit of Fig. 6.30(a) to determine the voltage gain and the signal waveforms at various points. The capacitor C_{C1} is a coupling capacitor whose purpose is to couple the signal v_i to the emitter while blocking dc. In this way the dc bias established by V^+ and V^- together with R_E and R_C will not be disturbed when the signal v_i is connected. For the purpose of this example, C_{C1} will be assumed to be very large so as to act as a perfect short circuit at signal frequencies of interest. Similarly, another very large capacitor C_{C2} is used to couple the output signal v_o to other parts of the system. You may neglect the Early effect.






Figure 6.30 Example 6.7: (**a**) circuit; (**b**) dc analysis; (**c**) circuit with the dc sources eliminated; (**d**) small-signal analysis using the T model for the BJT.

Example 6.7 continued





Solution

Here again we shall follow a five-step process:

1. Figure 6.30(b) shows the circuit with the signal source and the coupling capacitors eliminated. The dc operating point can be determined as follows:

$$I_E = \frac{+10 - V_E}{R_E} \simeq \frac{+10 - 0.7}{10} = 0.93 \text{ mA}$$

Assuming $\beta = 100$, then $\alpha = 0.99$, and

$$I_c = 0.99I_E = 0.92 \text{ mA}$$

 $V_c = -10 + I_c R_c = -10 + 0.92 \times 5 = -5.4 \text{ V}$

Thus the transistor is in the active mode.

2. We now determine the small-signal parameters as follows:

$$g_m = \frac{I_C}{V_T} = \frac{0.92}{0.025} = 36.8 \text{ mA/V}$$
$$r_e = \frac{V_T}{I_E} = \frac{0.025}{0.92} = 27.2 \Omega$$
$$\beta = 100 \qquad \alpha = 0.99$$
$$r_\pi = \frac{\beta}{g_m} = \frac{100}{36.8} = 2.72 \text{ k}\Omega$$

Example 6.7 continued

- **3.** To prepare the circuit for small-signal analysis, we replace the dc sources with short circuits. The resulting circuit is shown in Fig. 6.30(c). Observe that we have also eliminated the two coupling capacitors, since they are assumed to be acting as perfect short circuits.
- **4.** We are now ready to replace the BJT with one of the four equivalent-circuit models of Figs. 6.24 and 6.26. Although any of the four will work, the T models of Fig. 6.26 will be more convenient because the base is grounded. Selecting the version in Fig. 6.26(b) results in the amplifier equivalent circuit shown in Fig. 6.30(d).
- 5. Analysis of the circuit in Fig. 6.30(d) to determine the output voltage v_o and hence the voltage gain v_o/v_i is straightforward and is given in the figure. The result is

$$A_v = \frac{v_o}{v_i} = \frac{\alpha R_c}{r_e} = \frac{0.99 \times 5}{0.0272} = 182 \text{ V/V}$$

Note that the voltage gain is positive, indicating that the output is in phase with the input signal. This property is due to the fact that the input signal is applied to the emitter rather than to the base, as was done in Example 6.5. We should emphasize that the positive gain has nothing to do with the fact that the transistor used in this example is of the *pnp* type.

Returning to the question of allowable signal magnitude, we observe from Fig. 6.30(d) that $v_{eb} = v_i$. Thus, if small-signal operation is desired (for linearity), then the peak of v_i should be limited to approximately 10 mV. With \hat{V}_i set to this value, as shown for a sine-wave input in Fig. 6.31, the peak amplitude at the collector, \hat{V}_o , will be

$$\hat{V}_{o} = 182 \times 0.01 = 1.82 \text{ V}$$




Figure 6.31 Input and output waveforms for the circuit of Fig. 6.30. Observe that this amplifier is noninverting, a property of the grounded-base configuration.

EXERCISE

6.19 To increase the voltage gain of the amplifier analyzed in Example 6.7, the collector resistance R_c is increased to 7.5 k Ω . Find the new values of V_c , A_v , and the peak amplitude of the output sine wave corresponding to an input sine wave v_i of 10-mV peak.

Ans. -3.1 V; 276 V/V; 2.76 V

Performing Small-Signal Analysis Directly on the Circuit Diagram In most cases one should explicitly replace each BJT with its small-signal model and analyze the resulting circuit, as we have done in the examples above. This systematic procedure is particularly recommended for beginning students. Experienced circuit designers, however, often perform a first-order analysis directly on the circuit. Figure 6.32 illustrates this process for the two circuits we analyzed in Examples 6.5 and 6.7. The reader is urged to follow this direct analysis procedure (the steps are numbered). Observe that the equivalent-circuit model is *implicitly* utilized; we are only saving the step of drawing the circuit with the BJT replaced by its model. Direct analysis, however, has an additional very important benefit: It provides insight regarding the signal transmission through the circuit. Such insight can prove invaluable in design, particularly at the stage of selecting a circuit configuration appropriate for a given application. Direct analysis can be utilized also for MOS amplifier circuits.





Figure 6.32 Performing signal analysis directly on the circuit diagram with the BJT small-signal model implicitly employed: (a) circuit for Example 6.5; (b) circuit for Example 6.7.

EXERCISE

- **6.20** The transistor in Fig. E6.20 is biased with a constant current source I = 1 mA and has $\beta = 100$ and $V_A = 100$ V.
 - (a) Neglecting the Early effect, find the dc voltages at the base, emitter, and collector.


- (b) Find g_m , r_π , and r_o .
- (c) If terminal Z is connected to ground, X to a signal source v_{sig} with a source resistance $R_{sig} = 2 \text{ k}\Omega$, and Y to an 8-k Ω load resistance, use the hybrid- π model shown earlier (Fig. 6.25) to draw the small-signal equivalent circuit of the amplifier. (Note that the current source *I* should be replaced with an open circuit.) Calculate the overall voltage gain v_y/v_{sig} . If r_o is neglected, what is the error in estimating the gain magnitude? (*Note:* An infinite capacitance is used to indicate that the capacitance is sufficiently large that it acts as a short circuit at all signal frequencies of interest. However, the capacitor still blocks dc.)



6.2.3 Summary Tables

We conclude this section by presenting three useful summary tables: Table 6.1 lists the five steps to be followed in the analysis of a MOSFET or a BJT amplifier circuit. Table 6.2 presents the MOSFET small-signal, equivalent-circuit models, together with the formulas for calculating the parameter values of the models. Finally, Table 6.3 supplies the corresponding data for the BJT.


Table 6.1 Systematic Procedure for the Analysis of Transistor Amplifier Circuits	
1.	Eliminate the signal source and determine the dc operating point of the transistor.
2.	Calculate the values of the parameters of the small-signal model.
3.	Eliminate the dc sources by replacing each dc voltage source by a short circuit and each dc current source by an open circuit.
4.	Replace the transistor with one of its small-signal, equivalent-circuit models. Although any of the models can be used, one might be more convenient than the others for the particular circuit being analyzed. This point will be made clearer in the next section.
5.	Analyze the resulting circuit to determine the required quantities (e.g., voltage gain, input resistance).



6.3 Basic Configurations

It is useful at this point to take stock of where we are and where we are going in our study of transistor amplifiers. In Section 6.1 we examined the underlying principle for the application of the MOSFET, and of the BJT, as an amplifier. There we found that almost-linear amplification can be obtained by dc biasing the transistor at an appropriate point in its active region of operation, and by keeping the input signal (v_{gs} or v_{be}) small. We then developed, in Section 6.2, circuit models that represent the small-signal operation of each of the two transistor types (Tables 6.2 and 6.3), thus providing a systematic procedure (Table 6.1) for the analysis of transistor amplifiers.

We are now ready to consider the various possible configurations of MOSFET and BJT amplifiers, and we will do that in the present section. To focus our attention on the salient features of the various configurations, we shall present them in their most simple, or "stripped-down," version. Thus, we will not show the dc biasing arrangements, leaving the study of bias design to the next section. Finally, in Section 6.5 we will



bring everything together and present practical *discrete-circuit amplifiers*, namely, amplifier circuits that can be constructed using discrete components. The study of integrated-circuit amplifiers begins in Chapter 7.

6.3.1 The Three Basic Configurations

There are three basic configurations for connecting a MOSFET or a BJT as an amplifier. Each of these configurations is obtained by connecting one of the device terminals to ground, thus creating a two-port network with the grounded terminal being *common* to the input and output ports. The resulting configurations are shown in Fig. 6.33(a–c) for the MOSFET and in Fig. 6.33(d–f) for the BJT.

In the circuit of Fig. 6.33(a) the source terminal is connected to ground, the input voltage signal v_i is applied between the gate and ground, and the output voltage signal v_o is taken between the drain and ground, across the resistance R_D . This configuration, therefore, is called the grounded-source or **common-source (CS)** amplifier. It is by far the most popular MOS amplifier configuration, and we utilized it in Sections 6.1 and 6.2 to study MOS amplifier operation. A parallel set of remarks apply to the BJT counterpart, the grounded-emitter or **common-emitter (CE)** amplifier in Fig. 6.33(d).

The **common-gate** (CG) or grounded-gate amplifier is shown in Fig. 6.33(b), and its BJT counterpart, the **common-base** (CB) or grounded-base amplifier in Fig. 6.33(e). Here the gate (base) is grounded, the input signal v_i is applied to the source (emitter), and the output signal v_o is taken at the drain (collector) across the resistance R_D (R_c). We encountered a CG amplifier in Example 6.4 and a CB amplifier in Example 6.7.

Finally, Fig. 6.33(c) shows the **common drain (CD)** or grounded-drain amplifier, and Fig. 6.33(f) shows its BJT counterpart, the **common-collector (CC)** or grounded collector amplifier. Here the drain (collector)




Figure 6.33 The basic configurations of transistor amplifiers. (a)–(c) For the MOSFET; (d)–(f) for the BJT.

terminal is grounded, the input signal v_i is applied between gate (base) and ground, and the output voltage v_o is taken between the source (emitter) and ground, across a resistance R_L . For reasons that will become apparent shortly, this pair of configurations is more commonly called the **source follower** and the **emitter follower**.

Our study of the three basic amplifier configurations of the MOSFET and of the BJT will reveal that each has distinctly different attributes, hence areas of application. As well, it will be shown that although each pair of configurations (e.g., CS and CE) has many common attributes, important differences remain.

Our next step is to replace the transistor in each of the six circuits in Fig. 6.33 by an appropriate equivalent-circuit model (from Tables 6.2 and 6.3) and analyze the resulting circuits to determine important characteristic parameters of the particular amplifier configuration. To simplify matters, we shall not include r_o in the initial analysis. At the end of the section we will offer a number of comments about when to include r_o in the analysis, and on the expected magnitude of its effect.

6.3.2 Characterizing Amplifiers

Before we begin our study of the different transistor amplifier configurations, we consider how to characterize the performance of an amplifier as a circuit building block. An introduction to this topic was presented in Section 1.5.

Figure 6.34(a) shows an amplifier fed with a signal source having an open-circuit voltage v_{sig} and an internal resistance R_{sig} . These can be the parameters of an actual signal source or, in a cascade amplifier, the Thévenin equivalent of the output circuit of another amplifier stage preceding the one under study. The amplifier is shown with a load resistance R_L connected to the output terminal. Here, R_L can be an actual load resistance or the input resistance of a succeeding amplifier stage in a cascade amplifier.

Figure 6.34(b) shows the amplifier circuit with the amplifier block replaced by its equivalent-circuit model. The input resistance R_{in} represents the loading effect of the amplifier input on the signal source. It is found from

$$R_{\rm in} \equiv \frac{v_i}{i_i}$$

and together with the resistance R_{sig} forms a voltage divider that reduces v_{sig} to the value v_i that appears at the amplifier input,

$$v_i = \frac{R_{\rm in}}{R_{\rm in} + R_{\rm sig}} v_{\rm sig} \tag{6.83}$$

Most of the amplifier circuits studied in this section are **unilateral**. That is, they do not contain internal feedback, and thus R_{in} will be independent of R_L . However, in general R_{in} may depend on the load resistance R_L . Indeed one of the six configurations studied in this section, the emitter follower, exhibits such dependence.

The second parameter in characterizing amplifier performance is the **open-circuit voltage gain** A_{vo} , defined as

$$A_{vo} \equiv \left. \frac{v_o}{v_i} \right|_{R_L = \infty}$$

The third and final parameter is the output resistance R_o . Observe from Fig. 6.34(b) that R_o is the resistance seen looking back into the amplifier output terminal with v_i set to zero. Thus R_o can be determined, at least conceptually, as indicated in Fig. 6.34(c) with

$$R_o = \frac{v_x}{i_x}$$




Figure 6.34 Characterization of the amplifier as a functional block: (a) An amplifier fed with a voltage signal v_{sig} having a source resistance R_{sig} , and feeding a load resistance R_L ; (b) equivalent-circuit representation of the circuit in (a); (c) determining the amplifier output resistance R_o .

Because R_o is determined with $v_i = 0$, the value of R_o does not depend on R_{sig} .

The controlled source $A_{vo}v_i$ and the output resistance R_o represent the Thévenin equivalent of the amplifier output circuit, and the output voltage v_o can be found from

$$v_o = \frac{R_L}{R_L + R_o} A_{vo} v_i \tag{6.84}$$

Thus the voltage gain of the amplifier proper, A_v , can be found as

$$A_v \equiv \frac{v_o}{v_i} = A_{vo} \frac{R_L}{R_L + R_o} \tag{6.85}$$

and the **overall voltage gain**, G_v ,

$$G_{v} \equiv \frac{v_{o}}{v_{\rm sig}}$$

can be determined by combining Eqs. (6.83) and (6.85):

$$G_v = \frac{R_{\rm in}}{R_{\rm in} + R_{\rm sig}} A_{vo} \frac{R_L}{R_L + R_o}$$
(6.86)

6.3.3 The Common-Source (CS) and Common-Emitter (CE) Amplifiers

Of the three basic transistor amplifier configurations, the common-source (common-emitter, for BJT), is the most widely used. Typically, in an amplifier formed by cascading a number of gain stages, the bulk of the voltage gain is obtained by using one or more common-source (or common-emitter, for BJT) stages in cascade.

Characteristic Parameters of the CS Amplifier Figure 6.35(a) shows a common-source amplifier (with the biasing arrangement omitted) fed with a signal source v_{sig} having a source resistance R_{sig} . We wish to analyze this circuit to determine R_{in} , A_{vo} , and R_o . For this purpose, we assume that R_D is part of the amplifier; thus if a load resistance R_L is connected to the amplifier output, R_L appears in parallel with R_D . In such a case, we wish to determine A_v and G_v as well.


Replacing the MOSFET with its hybrid- π model (without r_o), we obtain the CS amplifier equivalent circuit in Fig. 6.35(b) for which, tracing the signal from input to output, we can write by inspection



Thus,


$$A_{vo} \equiv \frac{v_o}{v_i} = -g_m R_D \tag{6.88}$$

$$=R_D \tag{6.89}$$





 R_o



(b)

Figure 6.35 (a) Common-source amplifier fed with a signal v_{sig} from a generator with a resistance R_{sig} . The bias circuit is omitted. (b) The common-source amplifier with the MOSFET replaced with its hybrid- π model.

If a load resistance R_L is connected across R_D , the voltage gain A_v can be obtained from

$$A_v = A_{vo} \frac{R_L}{R_L + R_o} \tag{6.90}$$

where A_{vo} is given by Eq. (6.88) and R_o by Eq. (6.89), or alternatively by simply adding R_L in parallel with R_D in Eq. (6.88), thus

$$A_{v} = -g_{m}(R_{D} \| R_{L}) \tag{6.91}$$

The reader can easily show that the expression obtained from Eq. (6.90) is identical to that in Eq. (6.91). Finally, since $R_{in} = \infty$ and thus $v_i = v_{sig}$, the overall voltage gain G_v is equal to A_v ,

$$G_v \equiv \frac{v_o}{v_{\rm sig}} = -g_m(R_D \| R_L) \tag{6.92}$$

EXERCISE

6.21 A CS amplifier utilizes a MOSFET biased at $I_D = 0.25$ mA with $V_{OV} = 0.25$ V and $R_D = 20$ k Ω . The amplifier is fed with a signal source having $R_{sig} = 100$ k Ω , and a 20-k Ω load is connected to the output. Find R_{in} , A_{vo} , R_o , A_v , and G_v . If, to maintain reasonable linearity, the peak of the input sine-wave signal is limited to 10% of $2V_{OV}$, what is the peak of the sine-wave voltage at the output?

Ans. ∞ ; -40 V/V; 20 k Ω ; -20 V/V; -20 V/V; 1 V

Characteristic Parameters of the CE Amplifier Figure 6.36(a) shows a common-emitter amplifier. Its equivalent circuit, obtained by replacing the BJT with its hybrid- π model (without r_o), is shown in Fig. 6.36(b). The latter circuit can be analyzed to obtain the characteristic parameters of the CE amplifier. The analysis parallels that for the MOSFET above except that here we have the added complexity of a finite input resistance r_{π} . Tracing the signal through the amplifier from input to output, we can write by inspection

$$R_{\rm in} = r_{\pi}$$

Then we write

$$v_{i} = \frac{r_{\pi}}{r_{\pi} + R_{\rm sig}} v_{\rm sig}$$

$$v_{\pi} = v_{i}$$

$$v_{o} = -g_{m} v_{\pi} R_{C}$$
(6.93)

Thus,

$$A_{vo} \equiv \frac{v_o}{v_i} = -g_m R_C \tag{6.94}$$

$$R_o = R_C \tag{6.95}$$

With a load resistance R_L connected across R_C ,

$$A_{v} = -g_{m}(R_{C} \| R_{L}) \tag{6.96}$$




Figure 6.36 (a) Common-emitter amplifier fed with a signal v_{sig} from a generator with a resistance R_{sig} . The bias circuit is omitted. (b) The common-emitter amplifier circuit with the BJT replaced by its hybrid- π model.

and the overall voltage gain G_v can be found from

$$G_{v} \equiv \frac{v_{o}}{v_{\text{sig}}} = \frac{v_{i}}{v_{\text{sig}}} \frac{v_{o}}{v_{i}}$$

$$G_{v} = -\frac{r_{\pi}}{r_{\pi} + R_{\text{sig}}} g_{m}(R_{C} || R_{L})$$
(6.97)

Thus,

It is important to note here the effect of the finite input resistance (r_{π}) in reducing the magnitude of the voltage gain by the voltage-divider ratio $r_{\pi}/(r_{\pi} + R_{sig})$. The extent of the gain reduction depends on the relative values of r_{π} and R_{sig} . However, there is a compensating effect in the CE amplifier: g_m of the BJT is usually much higher than the corresponding value of the MOSFET.

Example 6.8

A CE amplifier utilizes a BJT with $\beta = 100$ is biased at $I_c = 1$ mA and has a collector resistance $R_c = 5 \text{ k}\Omega$. Find R_{in} , R_o , and A_{vo} . If the amplifier is fed with a signal source having a resistance of 5 k Ω , and a load resistance $R_L = 5 \text{ k}\Omega$ is connected to the output terminal, find the resulting A_v and G_v . If \hat{v}_{π} is to be limited to 5 mV, what are the corresponding \hat{v}_{sig} and \hat{v}_o with the load connected?

Example 6.8 continued

Solution

At $I_c = 1$ mA,

$$g_m = \frac{I_C}{V_T} = \frac{1 \text{ mA}}{0.025 \text{ V}} = 40 \text{ mA/V}$$

 $r_\pi = \frac{\beta}{g_m} = \frac{100}{40 \text{ mA/V}} = 2.5 \text{ k}\Omega$

The amplifier characteristic parameters can now be found as

$$R_{in} = r_{\pi} = 2.5 \text{ k}\Omega$$

$$A_{vo} = -g_m R_c = -40 \text{ mA/V} \times 5 \text{ k}\Omega = -200 \text{ V/V}$$

$$R_o = R_c = 5 \text{ k}\Omega$$

With a load resistance $R_L = 5 \text{ k}\Omega$ connected at the output, we can find A_v by either of the following two approaches:

$$A_v = A_{vo} \frac{R_L}{R_L + R_o} = -200 \times \frac{5}{5+5} = -100 \,\text{V/V}$$

or

$$A_v = -g_m(R_C \| R_L) = -40(5 \| 5) = -100 \,\text{V/V}$$

The overall voltage gain G_v can now be determined as

$$G_v = \frac{R_{\rm in}}{R_{\rm in} + R_{\rm sig}} A_v = \frac{2.5}{2.5 + 5} \times -100 = -33.3 \,\text{V/V}$$

If the maximum amplitude of v_{π} is to be 5 mV, the corresponding value of \hat{v}_{sig} will be

$$\hat{v}_{sig} = \left(\frac{R_{in} + R_{sig}}{R_{in}}\right)\hat{v}_{\pi} = \frac{2.5 + 5}{2.5} \times 5 = 15 \text{ mV}$$

and the amplitude of the signal at the output will be

$$\hat{v}_o = G_v \hat{v}_{sig} = 33.3 \times 0.015 = 0.5 \text{ V}$$

EXERCISE

6.22 The designer of the amplifier in Example 6.8 decides to lower the bias current to half its original value in order to raise the input resistance and hence increase the fraction of v_{sig} that appears at the input of the amplifier proper. In an attempt to maintain the voltage gain, the designer decides to double the value of R_c . For the new design, determine R_{in} , A_{vo} , R_o , A_v , and G_v . If the peak amplitude of v_{π} is to be limited to 5 mV, what are the corresponding values of \hat{v}_{sig} and \hat{v}_o (with the load connected)?

Ans. $5 \text{ k}\Omega$; -200 V/V; $10 \text{ k}\Omega$; -66.7 V/V; -33.3 V/V; 10 mV; 0.33 V

Comment: Although a larger fraction of the input signal reaches the amplifier input, linearity considerations cause the output signal to be in fact smaller than in the original design!

Final Remarks

- 1. The CS and CE amplifiers are the most useful of all transistor amplifier configurations. They exhibit a moderate to high input resistance (infinite for the CS), a moderate to high output resistance, and reasonably high voltage gain.
- 2. The input resistance of the CE amplifier, $R_{in} = r_{\pi} = \beta/g_m$, is inversely proportional to the dc bias current I_C . To increase R_{in} one is tempted to lower the bias current I_C ; however, this also lowers g_m and hence the voltage gain. This is a significant design trade-off. If a much higher input resistance is desired, then a modification of the CE configuration (to be discussed in Section 6.3.4) can be applied, or an emitter-follower stage can be inserted between the signal source and the CE amplifier (see Section 6.3.6).
- **3.** Reducing R_D or R_C to lower the output resistance of the CS or CE amplifier, respectively, is usually not a viable proposition because the voltage gain is also reduced. Alternatively, if a very low output resistance (in the ohms or tens-of-ohms range) is needed, a source-follower or an emitter-follower stage can be utilized between the output of the CS or CE amplifier and the load resistance (see Section 6.3.6).
- **4.** Although the CS and the CE configurations are the workhorses of transistor amplifiers, both suffer from a limitation on their high-frequency response. As will be shown in Chapter 9, combining the CS (CE) amplifier with a CG (CB) amplifier can extend the bandwidth considerably. The CG and CB amplifiers are studied in Section 6.3.5.

6.3.4 The Common-Source (Common-Emitter) Amplifier with a Source (Emitter) Resistance

It is often beneficial to insert a resistance R_s (a resistance R_e) in the source lead (the emitter lead) of a common-source (common-emitter) amplifier. Figure 6.37(a) shows a CS amplifier with a resistance R_s in its source lead. The corresponding small-signal equivalent circuit is shown in Fig. 6.37(b), where we have utilized the T model for the MOSFET. The T model is used in preference to the hybrid- π model because it makes the analysis in this case considerably simpler. In general, whenever a resistance is connected in the source lead, the T model is preferred. The source resistance then simply appears in series with the model resistance $1/g_m$ and can be added to it.

From Fig. 6.37(b) we see that as expected, the input resistance R_{in} is infinite and thus $v_i = v_{sig}$. Unlike the CS amplifier, however, here only a fraction of v_i appears between gate and source as v_{gs} . The voltage divider composed of $1/g_m$ and R_s , which appears across the amplifier input, can be used to determine v_{gs} , as follows:

$$v_{gs} = v_i \frac{1/g_m}{1/g_m + R_s} = \frac{v_i}{1 + g_m R_s}$$
(6.98)

Thus we can use the value of R_s to control the magnitude of the signal v_{gs} and thereby ensure that v_{gs} does not become too large and cause unacceptably high nonlinear distortion. This is the first benefit of including resistor R_s . Other benefits will be encountered in later sections and chapters. For instance, it will be shown in Chapter 9 that R_s causes the useful bandwidth of the amplifier to be extended. The mechanism by which R_s causes such improvements in amplifier performance is *negative feedback*. To see how R_s introduces negative feedback, refer to Fig. 6.37(a): If with v_{sig} and hence v_i kept constant, the drain current increases for some reason, the source current also will increase, resulting in an increased voltage drop across R_s . Thus the source voltage rises, and the gate-to-source voltage decreases. The latter effect causes the drain current to decrease, counteracting the initially assumed change, an indication of the presence of negative feedback. In Chapter 10 we shall study negative feedback formally. There we will learn that the improvements that negative feedback




Figure 6.37 The CS amplifier with a source resistance R_s : (a) circuit without bias details; (b) equivalent circuit with the MOSFET represented by its T model.

provides are obtained at the expense of a reduction in gain. We will now show this to be the case in the circuit of Fig. 6.37.

The output voltage v_o is obtained by multiplying the controlled-source current *i* by R_D ,

$$v_o = -iR_D$$

The current *i* in the source lead can be found by dividing v_i by the total resistance in the source,

$$i = \frac{v_i}{1/g_m + R_s} = \left(\frac{g_m}{1 + g_m R_s}\right) v_i \tag{6.99}$$

Thus, the voltage gain A_{vo} can be found as

$$A_{vo} \equiv \frac{v_o}{v_i} = -\frac{g_m R_D}{1 + g_m R_s} \tag{6.100}$$

which can also be expressed as

$$A_{vo} = -\frac{R_D}{1/g_m + R_s} \tag{6.101}$$

Equation (6.100) indicates that including the resistance R_s reduces the voltage gain by the factor $(1 + g_m R_s)$. This is the price paid for the improvements that accrue as a result of R_s . It is interesting to note that in Chapter 10, we will find that the factor $(1 + g_m R_s)$ is the "amount of negative feedback" introduced by R_s . It is also the same factor by which linearity, bandwidth, and other performance parameters improve. Because of the negative-feedback action of R_s it is known as a **source-degeneration resistance**.

There is another useful interpretation of the expression for the drain current in Eq. (6.99): The quantity between brackets on the right-hand side can be thought of as the "effective transconductance with R_s included." Thus, including R_s reduces the transconductance by the factor $(1 + g_m R_s)$. This, of course, is simply the result of the fact that only a fraction $1/(1 + g_m R_s)$ of v_i appears as v_{gs} (see Eq. 6.98).

The alternative gain expression in Eq. (6.101) has a powerful and insightful interpretation: The voltage gain between gate and drain is equal to the ratio of the total resistance in the drain (R_D) to the total resistance in the source $(1/g_m + R_s)$,

Voltage gain from gate to drain =
$$-\frac{\text{Total resistance in drain}}{\text{Total resistance in source}}$$
 (6.102)

This is a general expression. For instance, setting $R_s = 0$ in Eq. (6.101) yields A_{vo} of the CS amplifier.

Finally, we consider the situation of a load resistance R_L connected at the output. We can obtain the gain A_v using the open-circuit voltage gain A_{vo} together with the output resistance R_o , which can be found by inspection to be

 $R_o = R_D$

Alternatively, A_v can be obtained by simply replacing R_D in Eq. (6.101) or (6.100) by $(R_D || R_L)$; thus,

$$A_v = -\frac{g_m(R_D \| R_L)}{1 + g_m R_s} \tag{6.103}$$

or

$$A_v = -\frac{R_D \| R_L}{1/g_m + R_s} \tag{6.104}$$

Observe that Eq. (6.104) is a direct application of the ratio of total resistance rule of Eq. (6.102). Finally, note that because R_{in} is infinite, $v_i = v_{sig}$ and the overall voltage gain G_v is equal to A_v .

EXERCISE

6.23 In Exercise 6.21 we applied an input signal v_{sig} of 50 mV peak and obtained an output signal of approximately 1 V peak. Assume that for some reason we now have an input signal v_{sig} that is 0.2 V peak and that we wish to modify the circuit to keep v_{gs} unchanged, and thus keep the nonlinear distortion from increasing. What value should we use for R_s ? What value of G_v will result? What will the peak signal at the output become? Assume $r_o = \infty$.

Ans. $1.5 \text{ k}\Omega; -5 \text{ V/V}; 1 \text{ V}$

We next turn our attention to the BJT case. Figure 6.38(a) shows a CE amplifier with a resistance R_e in its emitter. The corresponding equivalent circuit, utilizing the T model, is shown in Fig. 6.38(b). Note that in the BJT case also, as a general rule, the T model results in a simpler analysis and should be employed whenever there is a resistance in series with the emitter.

To determine the amplifier input resistance R_{in} , we note from Fig. 6.38(b) that

$$R_{\rm in} \equiv \frac{v_i}{i_b}$$

where

$$i_b = (1 - \alpha)i_e = \frac{i_e}{\beta + 1}$$
 (6.105)

and

$$i_e = \frac{v_i}{r_e + R_e} \tag{6.106}$$

Thus,

$$R_{\rm in} = (\beta + 1)(r_e + R_e) \tag{6.107}$$




Figure 6.38 The CE amplifier with an emitter resistance R_e ; (a) circuit without bias details; (b) equivalent circuit with the BJT replaced with its T model.

This is a very important result. It states that *the input resistance looking into the base is* $(\beta + 1)$ *times the total resistance in the emitter*, and is known as the **resistance-reflection rule**. The factor $(\beta + 1)$ arises because the base current is $1/(\beta + 1)$ times the emitter current. The expression for R_{in} in Eq. (6.107) shows clearly that including a resistance R_e in the emitter can substantially increase R_{in} , a very desirable result. Indeed, the value of R_{in} is increased by the ratio

$$\frac{R_{\rm in}(\text{with } R_e \text{ included})}{R_{\rm in}(\text{without } R_e)} = \frac{(\beta+1)(r_e+R_e)}{(\beta+1)r_e}$$
$$= 1 + \frac{R_e}{r_e} \simeq 1 + g_m R_e \tag{6.108}$$

Thus the circuit designer can use the value of R_e to control the value of R_{in} .

To determine the voltage gain A_{vo} , we see from Fig. 6.38(b) that

$$v_o = -i_c R_c = -\alpha i_e R_c$$

Substituting for i_e from Eq. (6.106) gives

$$A_{vo} = -\alpha \frac{R_C}{r_e + R_e} \tag{6.109}$$

This is a very useful result: It states that the gain from base to collector is α times the ratio of the total resistance in the collector to the total resistance in the emitter (in this case, $r_e + R_e$),

Voltage gain from base to collector =
$$-\alpha \frac{\text{Total resistance in collector}}{\text{Total resistance in emitter}}$$
 (6.110)

This is the BJT version of the MOSFET expression in Eq. (6.102) except that here we have the additional factor α . This factor arises because $i_c = \alpha i_e$, unlike the MOSFET case where $i_d = i_s$. Usually, $\alpha \simeq 1$ and can be dropped from Eq. (6.110).

The open-circuit voltage gain in Eq. (6.109) can be expressed alternatively as

$$A_{vo} = -\frac{\alpha}{r_e} \frac{R_c}{1 + R_e/r_e}$$

Thus,

$$A_{vo} = -\frac{g_m R_C}{1 + R_e / r_e} \simeq -\frac{g_m R_C}{1 + g_m R_e}$$
(6.111)

Thus, including R_e reduces the voltage gain by the factor $(1 + g_m R_e)$, which is the same factor by which R_{in} is increased. This points out an interesting trade-off between gain and input resistance, a trade-off that the designer can exercise through the choice of an appropriate value for R_e .

The output resistance R_o can be found from the circuit in Fig. 6.38(b) by inspection:

$$R_o = R_C$$

If a load resistance R_L is connected at the amplifier output, A_v can be found as

$$A_{v} = A_{vo} \frac{R_{L}}{R_{L} + R_{o}}$$
$$= -\alpha \frac{R_{C}}{r_{e} + R_{e}} \frac{R_{L}}{R_{L} + R_{C}} = -\alpha \frac{R_{C} \parallel R_{L}}{r_{e} + R_{e}}$$
(6.112)

which could have been written directly using Eq. (6.110). The overall voltage gain G_v can now be found:

$$G_v = \frac{R_{\rm in}}{R_{\rm in} + R_{\rm sig}} \times -\alpha \frac{R_C \parallel R_L}{r_e + R_e}$$

Substituting for R_{in} from Eq. (6.107) and replacing α with $\beta/(\beta + 1)$ results in

$$G_{v} = -\beta \frac{R_{c} \| R_{L}}{R_{\text{sig}} + (\beta + 1)(r_{e} + R_{e})}$$
(6.113)

Careful examination of this expression reveals that the denominator comprises the total resistance in the base circuit [recall that $(\beta + 1)(r_e + R_e)$ is the reflection of $(r_e + R_e)$ from the emitter side to the base side]. Thus the expression in Eq. (6.113) states that the voltage gain from base to collector is equal to β times the ratio of the total resistance in the collector to the total resistance in the base. The factor β appears because it is the ratio of the collector current to the base current. This general and useful expression has no counterpart in the MOS case. We observe that the overall voltage gain G_v is lower than the value without R_e , namely,

$$G_{v} = -\beta \frac{R_{c} \| R_{L}}{R_{\text{sig}} + (\beta + 1)r_{e}}$$
(6.114)

because of the additional term $(\beta + 1)R_e$ in the denominator. The gain, however, is now less sensitive to the value of β , a desirable result because of the typical wide variability in the value of β .

Another important consequence of including the resistance R_e in the emitter is that it enables the amplifier to handle larger input signals without incurring nonlinear distortion. This is because only a fraction of the input signal at the base, v_i , appears between the base and the emitter. Specifically, from the circuit in Fig. 6.38(b), we see that

$$\frac{v_{\pi}}{v_i} = \frac{r_e}{r_e + R_e} \simeq \frac{1}{1 + g_m R_e}$$
(6.115)

Thus, for the same v_{π} , the signal at the input terminal of the amplifier, v_i , can be greater than for the CE amplifier by the factor $(1 + g_m R_e)$.

To summarize, including a resistance R_e in the emitter of the CE amplifier results in the following characteristics:

- 1. The input resistance R_{in} is increased by the factor $(1 + g_m R_e)$.
- **2.** The voltage gain from base to collector, A_v , is reduced by the factor $(1 + g_m R_e)$.
- **3.** For the same nonlinear distortion, the input signal v_i can be increased by the factor $(1 + g_m R_e)$.
- 4. The overall voltage gain is less dependent on the value of β .
- 5. The high-frequency response is significantly improved (as we shall see in Chapter 9).

With the exception of gain reduction, these characteristics represent performance improvements. Indeed, the reduction in gain is the price paid for obtaining the other performance improvements. In many cases this is a good bargain; it is the underlying philosophy for the use of negative feedback. That the resistance R_e introduces negative feedback in the amplifier circuit can be verified by utilizing a procedure similar to that we used above for the MOSFET case. In Chapter 10, where we shall study negative feedback formally, we will find that the factor $(1 + g_m R_e)$, which appears repeatedly, is the "amount of negative feedback" introduced by R_e . Finally, we note that the negative-feedback action of R_e gives it the name **emitter degeneration resistance**.

Example 6.9

For the CE amplifier specified in Example 6.8, what value of R_e is needed to raise R_{in} to a value four times that of R_{sig} ? With R_e included, find A_{vo} , R_o , A_v , and G_v . Also, if \hat{v}_{π} is limited to 5 mV, what are the corresponding values of \hat{v}_{sig} and \hat{v}_o ?

Solution

To obtain $R_{in} = 4R_{sig} = 4 \times 5 = 20 \text{ k}\Omega$, the required R_e is found from

 $20 = (\beta + 1) \left(r_e + R_e \right)$

With $\beta = 100$,

 $r_e + R_e \simeq 200 \ \Omega$

Example 6.9 continued

Thus,

For $\hat{v}_{\pi} = 5 \text{ mV}$,

$$R_{e} = 200 - 25 = 175 \ \Omega$$

$$A_{vo} = -\alpha \frac{R_{c}}{r_{e} + R_{e}} \simeq -\frac{5000}{25 + 175} = -25 \ \text{V/V}$$

$$R_{o} = R_{c} = 5 \ \text{k}\Omega \ \text{(unchanged)}$$

$$A_{v} = A_{vo} \frac{R_{L}}{R_{L} + R_{o}} = -25 \times \frac{5}{5 + 5} = -12.5 \ \text{V/V}$$

$$G_{v} = \frac{R_{\text{in}}}{R_{\text{in}} + R_{\text{sig}}} A_{v} = -\frac{20}{20 + 5} \times 12.5 = -10 \ \text{V/V}$$

$$\hat{v} = \hat{v}_{v} \left(\frac{r_{e} + R_{e}}{20 + 5}\right) = 5\left(1 + \frac{175}{20}\right) = 40 \ \text{mV}$$

$$v_{i} = v_{\pi} \left(\frac{r_{e}}{r_{e}} \right) = 5 \left(1 + \frac{1}{25} \right) = 40 \text{ InV}$$
$$\hat{v}_{\text{sig}} = \hat{v}_{i} \frac{R_{\text{in}} + R_{\text{sig}}}{R_{\text{in}}} = 40 \left(1 + \frac{5}{20} \right) = 50 \text{ mV}$$
$$\hat{v}_{o} = \hat{v}_{\text{sig}} \times |G_{v}| = 50 \times 10 = 500 \text{ mV} = 0.5 \text{ V}$$

Thus, while $|G_v|$ has decreased to about a third of its original value, the amplifier is able to produce as large an output signal as before for the same nonlinear distortion.

EXERCISE

6.24 Show that with R_e included, and v_{π} limited to a maximum value \hat{v}_{π} , the maximum allowable input signal, \hat{v}_{sig} , is given by

$$\hat{v}_{\rm sig} = \hat{v}_{\pi} \left(1 + \frac{R_e}{r_e} + \frac{R_{\rm sig}}{r_{\pi}} \right)$$

If the transistor is biased at $I_c = 0.5$ mA and has a β of 100, what value of R_e is needed to permit an input signal \hat{v}_{sig} of 100 mV from a source with a resistance $R_{sig} = 10 \text{ k}\Omega$ while limiting \hat{v}_{π} to 10 mV? What is R_{in} for this amplifier? If the total resistance in the collector is 10 k Ω , what G_v value results? Ans. 350 Ω ; 40.4 k Ω ; -19.8 V/V

6.3.5 The Common-Gate (CG) and the Common-Base (CB) Amplifiers

Figure 6.39(a) shows a common-gate amplifier with the biasing circuit omitted. The amplifier is fed with a signal source characterized by v_{sig} and R_{sig} . Since R_{sig} appears in series with the source, it is more convenient to

represent the transistor with the T model than with the π model. Doing this, we obtain the amplifier equivalent circuit shown in Fig. 6.39(b).

From inspection of the equivalent circuit of Fig. 6.39(b), we see that the input resistance

$$R_{\rm in} = \frac{1}{g_m} \tag{6.116}$$

This should have been expected, since we are looking into the source and the gate is grounded. Typically $1/g_m$ is a few hundred ohms; thus the CG amplifier has a low input resistance.

To determine the voltage gain A_{ua} , we write at the drain node

$$v_o = -iR_D$$

and substitute for the source current *i* from

$$i = -\frac{v_i}{1/g_m}$$

$$A_{vo} \equiv \frac{v_o}{v_i} = g_m R_D$$
(6.117)

to obtain

which except for the positive sign is identical to the expression for A_{vo} of the CS amplifier.

A

The output resistance of the CG circuit can be found by inspection of the circuit in Fig. 6.39(b) as

$$R_o = R_D \tag{6.118}$$

which is the same as in the case of the CS amplifier.

Although the gain of the CG amplifier proper has the same magnitude as that of the CS amplifier, this is usually not the case as far as the overall voltage gain is concerned. The low input resistance of the CG amplifier can cause the input signal to be severely attenuated. Specifically,

$$\frac{v_i}{v_{\text{sig}}} = \frac{R_{\text{in}}}{R_{\text{in}} + R_{\text{sig}}} = \frac{1/g_m}{1/g_m + R_{\text{sig}}}$$
(6.119)




Figure 6.39 (a) Common-gate (CG) amplifier with bias arrangement omitted. (b) Equivalent circuit of the CG amplifier with the MOSFET replaced with its T model.

from which we see that except for situations in which R_{sig} is on the order of $1/g_m$, the signal transmission factor v_i/v_{sig} can be very small and the overall voltage gain G_v can be correspondingly small. Specifically, with a resistance R_L connected at the output

$$G_{v} = \frac{1/g_{m}}{R_{\rm sig} + 1/g_{m}} \Big[g_{m}(R_{D} \| R_{L}) \Big]$$

Thus,

$$G_{v} = \frac{(R_{D} \| R_{L})}{R_{\text{sig}} + 1/g_{m}}$$
(6.120)

Observe that the overall voltage gain is simply the ratio of the total resistance in the drain circuit to the total resistance in the source circuit. If R_{sig} is of the same order as R_D and R_L , G_v will be very small.

Because of its low input resistance, the CG amplifier alone has very limited application. One such application is to amplify high-frequency signals that come from sources with relatively low resistances. These include cables, where it is usually necessary for the input resistance of the amplifier to match the characteristic resistance of the cable. As will be shown in Chapter 9, the CG amplifier has excellent high-frequency response. Thus it can be combined with the CS amplifier in a very beneficial way that takes advantage of the best features of each of the two configurations. A very significant circuit of this kind will be studied in Chapter 7.

EXERCISE

6.25 A CG amplifier is required to match a signal source with $R_{sig} = 100 \Omega$. At what current I_D should the MOSFET be biased if it is operated at an overdrive voltage of 0.20 V? If the total resistance in the drain circuit is 2 k Ω , what overall voltage gain is realized?

Ans. 1 mA; 10 V/V

Very similar results can be obtained for the CB amplifier shown in Fig. 6.40(a). Specifically, from the equivalent circuit in Fig. 6.40(b) we can find

$$R_{\rm in} = r_e = \frac{\alpha}{g_m} \simeq 1/g_m \tag{6.121}$$

$$A_{vo} = \frac{\alpha}{r_e} R_c = g_m R_c \tag{6.122}$$

$$R_o = R_C \tag{6.123}$$

and with a load resistance R_L connected to the output, the overall voltage gain is given by

$$G_v \equiv \frac{v_o}{v_{\text{sig}}} = \alpha \frac{R_C \|R_L}{R_{\text{sig}} + r_e}$$
(6.124)

Since $\alpha \simeq 1$, we see that as in the case of the CG amplifier, the overall voltage gain is simply the ratio of the total resistance in the collector to the total resistance in the emitter. We also note that woltage gain




Figure 6.40 (a) CB amplifier with bias details omitted; (b) amplifier equivalent circuit with the BJT represented by its T model.

is almost independent of the value of β (except through the small dependence of α on β), a desirable property. Observe that for R_{sig} of the same order as R_C and R_L , the gain will be very small.

In summary, the CB and CG amplifiers exhibit a very low input resistance $(1/g_m)$, an open-circuit voltage gain that is positive and equal in magnitude to that of the CE (CG) amplifier $(g_m R_c \text{ or } g_m R_D)$, and, like the CE (CS) amplifier, a relatively high output resistance $(R_c \text{ or } R_D)$. Because of its very low input resistance, the CB (CG) circuit *alone* is not attractive as a voltage amplifier except in specialized applications, such as the cable amplifier mentioned above. The CB (CG) amplifier has excellent high-frequency performance, which as we shall see in Chapters 7 and 9, makes it useful in combination with other circuits in the implementation of high-frequency amplifiers.

EXERCISES

6.26 Consider a CB amplifier utilizing a BJT biased at $I_c = 1$ mA and with $R_c = 5$ k Ω . Determine R_{in} , A_{vo} , and R_o . If the amplifier is loaded in $R_L = 5$ k Ω , what value of A_v results? What G_v is obtained if $R_{sig} = 5$ k Ω ?

Ans. 25 Ω; 200 V/V; 5 kΩ; 100 V/V; 0.5 V/V

6.27 A CB amplifier is required to amplify a signal delivered by a coaxial cable having a characteristic resistance of 50 Ω . What bias current I_c should be utilized to obtain R_{in} that is matched to the cable resistance? To obtain an overall voltage gain of G_v of 40 V/V, what should the total resistance in the collector (i.e., $R_c || R_L$) be?

Ans. $0.5 \text{ mA}; 4 \text{ k}\Omega$

6.3.6 The Source and Emitter Followers

The last of the basic transistor amplifier configurations is the common-drain (common-collector) amplifier, an important circuit that finds application in the design of both small-signal amplifiers and amplifiers that are required to handle large signals and deliver substantial amounts of signal power to a load. This latter variety will be studied in Chapter 11. The common-drain amplifier is more commonly known as the *source follower*, and the common-collector amplifier is more commonly known as the *emitter follower*. The reason behind these names will become apparent shortly.

The Need for Voltage Buffers Before embarking on the analysis of the source and the emitter followers, it is useful to look at one of their more common applications. Consider the situation depicted in Fig. 6.41(a). A signal source delivering a signal of reasonable strength (1 V) with an internal resistance of 1 M Ω is to be connected to a 1-k Ω load resistance. Connecting the source to the load directly as in Fig. 6.41(b) would result in severe attenuation of the signal; the signal appearing across the load will be only 1/(1000 + 1) of the input signal, or about 1 mV. An alternative course of action is suggested in Fig. 6.41(c). Here we have interposed an amplifier between the source and the load. Our amplifier, however, is unlike the amplifiers we have been studying in this chapter thus far; it has a voltage gain of only unity. This is because our signal is already of sufficient strength and we do not need to increase its amplitude. Note, however, that our amplifier has a very high input resistance, thus almost all of v_{sig} (i.e., 1 V) will appear at the input of the amplifier proper. Since the amplifier has a low output resistance (100 Ω), 90% of this signal (0.9 V) will appear at the output, obviously a very significant improvement over the situation without the amplifier. As will be seen next, the source follower can easily implement the unity-gain buffer amplifier shown in Fig. 6.41(c).

Characteristic Parameters of the Source Follower Figure 6.42(a) shows a source follower with the bias circuit omitted. The source follower is fed with a signal generator (v_{sig} , R_{sig}) and has a load resistance R_L




Figure 6.41 Illustrating the need for a unity-gain voltage buffer amplifier.




Figure 6.42 (a) Common-drain amplifier or source follower with the bias circuit omitted. (b) Equivalent circuit of the source follower obtained by replacing the MOSFET with its T model.

connected between the source terminal and ground. We shall assume that R_L includes both the actual load and any other resistance that may be present between the source terminal and ground (e.g., for biasing purposes). Normally, the actual load resistance would be much lower in value than such other resistances and thus would dominate.

Since the MOSFET has a resistance R_L connected in its source terminal, it is most convenient to use the T model, as shown in Fig. 6.40(b). From the latter circuit we can write by inspection

 $R_{\rm in} = \infty$

and obtain A_v from the voltage divider formed by $1/g_m$ and R_L as

$$A_v \equiv \frac{v_o}{v_i} = \frac{R_L}{R_L + 1/g_m} \tag{6.125}$$

Setting $R_L = \infty$ we obtain

$$A_{vo} = 1$$
 (6.126)

The output resistance R_o is found by setting $v_i = 0$ (i.e., by grounding the gate). Now looking back into the output terminal, excluding R_L , we simply see $1/g_m$, thus

$$R_o = 1/g_m \tag{6.127}$$

The unity open-circuit voltage gain together with R_o in Eq. (6.127) can be used to find A_v when a load resistance R_L is connected. The result is simply the expression in Eq. (6.125). Finally, because of the infinite R_{in} , $v_i = v_{sig}$, and the overall voltage gain is

$$G_v = A_v = \frac{R_L}{R_L + 1/g_m}$$
(6.128)

Thus G_v will be lower than unity. However, because $1/g_m$ is usually low, the voltage gain can be close to unity. The unity open-circuit voltage gain in Eq. (6.126) indicates that the voltage at the source terminal will follow that at the input, hence the name *source follower*.

In conclusion, the source follower features a very high input resistance (ideally, infinite), a relatively low output resistance $(1/g_m)$, and an open-circuit voltage gain that is near unity (ideally, unity). Thus the source follower is ideally suited for implementing the unity-gain voltage buffer of Fig. 6.41(c). The source follower is also used as the output (i.e., last) stage in a multistage amplifier, where its function is to equip the overall amplifier with a low output resistance, thus enabling it to supply relatively large load currents without loss of gain (i.e., with little reduction of output signal level). The design of output stages is studied in Chapter 11.

EXERCISES

- **D6.28** It is required to design a source follower that implements the buffer amplifier shown in Fig. 6.41(c). If the MOSFET is operated with an overdrive voltage $V_{ov} = 0.25$ V, at what drain current should it be biased? Find the output signal amplitude and the signal amplitude between gate and source.
 - **Ans.** 1.25 mA; 0.91 V; 91 mV
- **D6.29** A MOSFET is connected in the source-follower configuration and employed as the output stage of a cascade amplifier. It is required to provide an output resistance of 200 Ω . If the MOSFET has $k'_n = 0.4 \text{ mA/V}^2$ and is operated at $V_{ov} = 0.25 \text{ V}$, find the required *W/L* ratio. Also specify the dc bias current I_D . If the amplifier load resistance varies over the range 1 k Ω to 10 k Ω , what is the range of G_v of the source follower?

Ans. 50; 0.625 mA; 0.83 V/V to 0.98 V/V

Characteristic Parameters of the Emitter Follower Although the emitter follower does not have an infinite input resistance (as in the case of the source follower), it is still widely used as a voltage buffer. In fact, it is a very versatile and popular circuit. We will therefore study it in some detail.

Figure 6.43(a) shows an emitter follower with the equivalent circuit shown in Fig. 6.43(b). The input resistance R_{in} is found from

$$R_{\rm in} = rac{v_i}{i_b}$$

Substituting for $i_b = i_e/(\beta + 1)$ where i_e is given by

$$i_e = \frac{v_i}{r_e + R_L}$$

we obtain

$$R_{\rm in} = (\beta + 1)(r_e + R_L) \tag{6.129}$$

a result that we could have written directly, utilizing the resistance-reflection rule. Note that as expected the emitter follower takes the low load resistance and reflects it to the base side, where the signal source is, after




Figure 6.43 (a) Common-collector amplifier or emitter follower with the bias circuit omitted. (b) Equivalent circuit obtained by replacing the BJT with its T model.

increasing its value by a factor $(\beta + 1)$. It is this impedance transformation property of the emitter follower that makes it useful in connecting a low-resistance load to a high-resistance source, that is, to implement a buffer amplifier.

The voltage gain A_v is given by

$$A_v \equiv \frac{v_o}{v_i} = \frac{R_L}{R_L + r_e} \tag{6.130}$$

Setting $R_L = \infty$ yields A_{vo} ,

 $A_{vo} = 1$ (6.131)

Thus, as expected, the open-circuit voltage gain of the emitter follower proper is unity, which means that the signal voltage at the emitter *follows* that at the base, which is the origin of the name "emitter follower."

To determine R_o , refer to Fig. 6.43(b) and look back into the emitter (i.e., behind or excluding R_L) while setting $v_i = 0$ (i.e., grounding the base). You will see r_e of the BJT, thus

$$R_o = r_e \tag{6.132}$$

This result together with $A_{vo} = 1$ yields A_v in Eq. (6.130), thus confirming our earlier analysis.

We next determine the overall voltage gain G_v , as follows:

$$\begin{aligned} \frac{v_i}{v_{\text{sig}}} &= \frac{R_{\text{in}}}{R_{\text{in}} + R_{\text{sig}}} \\ &= \frac{(\beta + 1)(r_e + R_L)}{(\beta + 1)(r_e + R_L) + R_{\text{sig}}} \\ G_v &\equiv \frac{v_o}{v_{\text{sig}}} = \frac{v_i}{v_{\text{sig}}} \times A_v \end{aligned}$$

Substituting for A_v from Eq. (6.130) results in

$$G_v = \frac{(\beta+1)R_L}{(\beta+1)R_L + (\beta+1)r_e + R_{\rm sig}}$$
(6.133)

This equation indicates that the overall gain, though lower than one, can be close to one if $(\beta + 1)R_L$ is larger or comparable in value to R_{sig} . This again confirms the action of the emitter follower in delivering a large proportion of v_{sig} to a low-valued load resistance R_L even though R_{sig} can be much larger than R_L . The key point is that R_L is multiplied by $(\beta + 1)$ before it is "presented to the source." Figure 6.44(a) shows an equivalent circuit of the emitter follower obtained by simply reflecting r_e and R_L to the base side. The overall voltage gain $G_v \equiv v_o/v_{sig}$ can be determined directly and very simply from this circuit by using the voltage divider rule. The result is the expression for G_v already given in Eq. (6.133).

Dividing all resistances in the circuit of Fig. 6.44(a) by $\beta + 1$ does not change the voltage ratio v_o/v_{sig} . Thus we obtain another equivalent circuit, shown in Fig. 6.44(b), that can be used to determine $G_v \equiv v_o/v_{sig}$ of the emitter follower. A glance at this circuit reveals that it is simply the equivalent circuit obtained by reflecting v_{sig} and R_{sig} from the base side to the emitter side. In this reflection, v_{sig} does not change, but R_{sig} is divided by $\beta + 1$. Thus, we either reflect to the base side and obtain the circuit in Fig. 6.44(a) or reflect to the emitter side and obtain the circuit in Fig. 6.44(b). From the latter, G_v can be found as

$$G_{v} \equiv \frac{v_{o}}{v_{\rm sig}} = \frac{R_{L}}{R_{L} + r_{e} + R_{\rm sig}/(\beta + 1)}$$
(6.134)

Observe that this expression is the same as that in Eq. (6.133) except for dividing both the numerator and denominator by $\beta + 1$.

The expression for G_v in Eq. (6.134) has an interesting interpretation: The emitter follower reduces R_{sig} by the factor (β + 1) before "presenting it to the load resistance R_L " : an impedance transformation that has the same buffering effect.

At this point it is important to note that although the emitter follower does not provide voltage gain it has a current gain of $\beta + 1$.

Thévenin Representation of the Emitter-Follower Output A more general representation of the emitter-follower output is shown in Fig. 6.45(a). Here G_{vo} is the overall open-circuit voltage gain that can be obtained by setting $R_L = \infty$ in the circuit of Fig. 6.44(b), as illustrated in Fig. 6.45(b). The result is $G_{vo} = 1$.




Figure 6.44 Simple equivalent circuits for the emitter follower obtained by (**a**) reflecting r_e and R_L to the base side, and (**b**) reflecting v_{sig} and R_{sig} to the emitter side. Note that the circuit in (**b**) can be obtained from that in (**a**) by simply dividing all resistances by $(\beta + 1)$.




Figure 6.45 (a) Thévenin representation of the output of the emitter follower. (b) Obtaining G_{vo} from the equivalent circuit in Fig. 6.44(b). (c) Obtaining R_{out} from the equivalent circuit in Fig. 6.44(b) with v_{sig} set to zero. (d) The emitter follower with R_{in} and R_{out} determined simply by looking into the input and output terminals, respectively.

The output resistance R_{out} is *different* from R_o . To determine R_{out} we set v_{sig} to zero (rather than setting v_i to zero). Again we can use the equivalent circuit in Fig. 6.44(b) to do this, as illustrated in Fig. 6.45(c). We see that

$$R_{\rm out} = r_e + \frac{R_{\rm sig}}{\beta + 1} \tag{6.135}$$

Finally, we show in Fig. 6.45(d) the emitter-follower circuit together with its R_{in} and R_{out} . Observe that R_{in} is determined by reflecting r_e and R_L to the base side (by multiplying their values by $\beta + 1$). To determine R_{out} , grab hold of the emitter and walk (or just look!) backward while $v_{sig} = 0$. You will see r_e in series with R_{sig} , which because it is in the base must be divided by $(\beta + 1)$.

We note that unlike the amplifier circuits we studied earlier, the emitter follower is *not* unilateral. This is manifested by the fact that R_{in} depends on R_L and R_{out} depends on R_{sig} .

Example 6.10

It is required to design an emitter follower to implement the buffer amplifier of Fig. 6.46(a). Specify the required bias current I_E and the minimum value the transistor β must have. Determine the maximum

Example 6.10 continued

allowed value of v_{sig} if v_{π} is to be limited to 5 mV in order to obtain reasonably linear operation. With $v_{sig} = 200$ mV, determine the signal voltage at the output if R_L is changed to 2 k Ω , and to 0.5 k Ω .




Figure 6.46 Circuit for Example 6.10.

Solution

The emitter-follower circuit is shown in Fig. 6.46(b). To obtain $R_o = 10 \Omega$, we bias the transistor to obtain $r_e = 10 \Omega$. Thus,

$$10 \ \Omega = \frac{V_T}{I_E}$$
$$I_E = 2.5 \ \text{mA}$$

The input resistance R_{in} will be

$$R_{\rm in} = (\beta + 1) (r_e + R_L)$$

100 = (\beta + 1)(0.01 + 1)

Thus, the BJT should have a β with a minimum value of 98. A higher β would obviously be beneficial.

Example 6.10 continued

The overall voltage gain can be determined from

$$G_v \equiv \frac{v_o}{v_{\text{sig}}} = \frac{R_L}{R_L + r_e + \frac{R_{\text{sig}}}{(\beta + 1)}}$$

Assuming $\beta = 100$, the value of G_v obtained is

 $G_v = 0.5$

Thus when $v_{sig} = 200 \text{ mV}$, the signal at the output will be 100 mV. Since the 100 mV appears across the 1-k Ω load, the signal across the base–emitter junction can be found from

$$v_{\pi} = \frac{v_o}{R_L} \times r_e = \frac{100}{1000} \times 10 = 1 \text{ mV}$$

If $\hat{v}_{\pi} = 5$ mV then v_{sig} can be increased by a factor of 5, resulting in $\hat{v}_{sig} = 1$ V.

To obtain v_o as the load is varied, we use the Thévenin equivalent of the emitter follower, shown in Fig. 6.45(a) with $G_{vo} = 1$ and

$$R_{\rm out} = \frac{R_{\rm sig}}{\beta + 1} + r_e = \frac{100}{101} + 0.01 = 1 \,\rm k\Omega$$

to obtain

$$v_o = v_{
m sig} rac{R_L}{R_L + R_{
m out}}$$

For $R_L = 2 \text{ k}\Omega$,

$$v_o = 200 \text{ mV} \times \frac{2}{2+1} = 133.3 \text{ mV}$$

and for $R_L = 0.5 \text{ k}\Omega$,

$$v_o = 200 \text{ mV} \times \frac{0.5}{0.5 + 1} = 66.7 \text{ mV}$$

EXERCISE

6.30 An emitter follower utilizes a transistor with $\beta = 100$ and is biased at $I_c = 5$ mA. It operates between a source having a resistance of 10 k Ω and a load of 1 k Ω . Find R_{in} , G_{vo} , R_{out} , and G_v . What is the peak amplitude of v_{sig} that results in v_{π} having a peak amplitude of 5 mV? Find the resulting peak amplitude at the output.

Ans. 101.5 k Ω ; 1 V/V; 104 Ω ; 0.91 V/V; 1.1 V; 1 V

6.3.7 Summary Tables and Comparisons

For easy reference and to enable comparisons, we present in Tables 6.4 and 6.5 the formulas for determining the characteristic parameters for the various configurations of MOSFET and BJT amplifiers, respectively. In addition to the remarks made throughout this section about the characteristics and areas of applicability of the various configurations, we make the following concluding points:

- 1. MOS amplifiers provide much higher, ideally infinite input resistances (except, of course, for the CG configuration). This is a definite advantage over BJT amplifiers.
- **2.** BJTs exhibit higher g_m values than MOSFETs, resulting in higher gains.
- **3.** For discrete-circuit amplifiers—that is, those that are assembled from discrete components on a printed-circuit board (PCB)—the BJT remains the device of choice. This is because discrete BJTs are much easier to handle physically than discrete MOSFETs and, more important, a very wide variety of discrete BJTs is available commercially. The remainder of this chapter is concerned with discrete-circuit amplifiers.
- **4.** Integrated-circuit (IC) amplifiers predominantly use MOSFETs, although BJTs are utilized in certain niche areas. Chapters 7 to 12 are mainly concerned with IC amplifiers.
- **5.** The CS and CE configurations are the best suited for realizing the bulk of the gain required in an amplifier. Depending on the magnitude of the gain required, either a single stage or a cascade of two or three stages can be used.
- 6. Including a resistance R_s in the source of the CS amplifier (a resistance R_e in the emitter of the CE amplifier) provides a number of performance improvements at the expense of gain reduction.
- **7.** The low input resistance of the CG and CB amplifiers makes them useful only in specific applications. As we shall see in Chapter 9, these two configurations exhibit a much better high-frequency response than that available from the CS and CE amplifiers. This makes them useful as high-frequency

Table 6.4 Characteristics of MOSFET Amplifiers									
OF.		Characteristics ^a							
Amplifier type	$R_{\rm in}$	A_{vo}	R_o	A_v	G_v				
Common source (Fig. 6.35)	∞	$-g_m R_D$	R_D	$-g_m(R_D \ R_L)$	$-g_m(R_D \parallel R_L)$				
Common source with R_s (Fig. 6.37)	∞	$-\frac{g_m R_D}{1+g_m R_s}$	R _D	$\frac{-g_m(R_D \parallel R_L)}{1 + g_m R_s} \\ -\frac{R_D \parallel R_L}{1/g_m + R_s}$					
Common gate (Fig. 6.39)	$\frac{1}{g_m}$	$g_m R_D$	R _D	$g_m(R_D \parallel R_L)$	$\frac{R_D \parallel R_L}{R_{\rm sig} + 1/g_m}$				
Source follower (Fig. 6.42)	∞	1	$\frac{1}{g_m}$	$\frac{R_L}{R_L + 1/g_m}$	$\frac{R_L}{R_L + 1/g_m}$				
^a For the interpretation of $R_{\rm in}$, A_{vo} , and R	o, refer to	o Fig. 6.34(b).							

408 Chapter 6 Transistor Amplifiers

	$R_{ m in}$	A_{vo}	R_o	A_v	G_v
Common emitter (Fig. 6.36)	$(\beta + 1)r_e$	$-g_m R_c$	R _C	$-g_m(R_C \parallel R_L) \\ -\alpha \frac{R_C \parallel R_L}{r_e}$	$-\beta \frac{R_C \ R_L}{R_{\text{sig}} + (\beta + 1)r_e}$
Common emitter with R_e (Fig. 6.38)	$(\beta+1)\big(r_e+R_e\big)$	$-\frac{g_m R_c}{1+g_m R_e}$	R _C	$\frac{-g_m(R_C \parallel R_L)}{1+g_m R_e}$ $-\alpha \frac{R_C \parallel R_L}{r_e + R_e}$	$-\beta \frac{R_C \ R_L}{R_{\text{sig}} + (\beta + 1)(r_e + R_e)}$
Common base (Fig. 6.40)	r _e	g _m R _C	R _C	$g_m(R_C \parallel R_L)$ $\alpha \frac{R_C \parallel R_L}{r_e}$	$\alpha \frac{R_C \ R_L}{R_{\text{sig}} + r_e}$
Emitter follower (Fig. 6.43)	$(\beta+1)\big(r_e+R_L\big)$	1	r _e	$\frac{R_L}{R_L + r_e}$	$\begin{aligned} \frac{R_L}{R_L + r_e + R_{\rm sig}/(\beta + 1)} \\ G_{vo} &= 1 \\ R_{\rm out} &= r_e + \frac{R_{\rm sig}}{\beta + 1} \end{aligned}$

amplifiers, especially when combined with the CS or CE circuit. We shall study one such combination in Chapter 7.

8. The source follower (emitter follower) finds application as a voltage buffer for connecting a high-resistance source to a low-resistance load, and as the output stage in a multistage amplifier, where its purpose is to equip the amplifier with a low output resistance.

6.3.8 When and How to Include the Output Resistance ro

So far we have been neglecting the output resistance r_o of the MOSFET and the BJT. We have done this for two reasons:

- **1.** To keep things simple and focus attention on the significant features of each of the basic configurations, and
- **2.** Because our main interest in this chapter is discrete-circuit design, where the circuit resistances (e.g., R_C , R_D , and R_L) are usually much smaller than r_o .

Nevertheless, in some instances it is relatively easy to include r_o in the analysis. Specifically:

1. In the CS and CE amplifiers, it can be seen that r_o of the transistor appears in parallel with R_D and R_C , respectively, and can be simply included in the corresponding formulas in Tables 6.4 and 6.5 by replacing R_D with $(R_D || r_o)$ and R_C with $(R_C || r_o)$. The effect will be a reduction in the magnitude of gain, of perhaps 5% to 10%.

LEE DE FOREST— A FATHER OF THE ELECTRONICS AGE

In 1906 self-employed inventor Lee de Forest (1873–1961) created a three-terminal vacuum tube; it was the first electronic amplifier of weak signals. The device was known initially as the de Forest valve. The patent filed in 1907, however, used the name Audion, with the "-ion" indicating that the device was not completely evacuated. By 1919, engineers had realized that complete evacuation of internal gases produced a more reliable device. De Forest's first amplifier became known as the vacuum tube triode.

Through its impact on radio, telephony, motion picture sound, and television, this invention, one of de Forest's 180 patents, is credited with introducing the electronics age. The vacuum tube, in a variety of types, remained the device for implementing amplifiers until the appearance of transistors in the early 1950s.

2. In the source and emitter followers, it can be seen that the transistor r_o appears in parallel with R_L and can be taken into account by replacing R_L in the corresponding formulas with $(R_L || r_o)$. Thus, here too, the effect of taking r_o into account is a small reduction in gain. More significant, however, taking r_o into account reduces the open-circuit voltage gain A_{vo} from unity to

$$A_{vo} = \frac{r_o}{r_o + (1/g_m)}$$
(6.136)

There are configurations in which taking r_o into account complicates the analysis considerably. These are the CS (CE) amplifiers with a source (emitter) resistance, and the CG (CB) amplifier. Fortunately, for discrete implementation of these configurations, the effect of neglecting r_o is usually small (which can be verified by computer simulation).

Finally, a very important point: In the analysis and design of IC amplifiers, r_o must always be taken into account. This is because, as will be seen in the next chapter, all the circuit resistances are of the same order of magnitude as r_o ; thus, neglecting r_o can result in completely erroneous results.

6.4 Biasing

As discussed in Section 6.1, an essential step in the design of a transistor amplifier is the establishment of an appropriate dc operating point for the transistor. This is the step known as biasing or bias design. In this section, we study the biasing methods commonly employed in discrete-circuit amplifiers. Biasing of integrated-circuit amplifiers will be studied in Chapter 7.

Bias design aims to establish in the drain (collector) a dc current that is predictable and insensitive to variations in temperature and to the large variations in parameter values between devices of the same type. For instance, discrete BJTs belonging to the same manufacturer's part number can exhibit β values that range, say, from 50 to 150. Nevertheless, the bias design for an amplifier utilizing this particular transistor type may specify that the dc collector current shall always be within, say, $\pm 10\%$ of the nominal value of, say, 1 mA. A similar statement can be made about the desired insensitivity of the dc drain current to the wide variations encountered in V_t of discrete MOSFETs.

A second consideration in bias design is locating the dc operating point in the active region of operation of the transistor so as to obtain high voltage gain while allowing for the required output signal swing without the transistor leaving the active region at any time (in order to avoid nonlinear distortion). We discussed this point in Section 6.1.7.

Although we shall consider the biasing of MOSFET and BJT amplifiers separately, the resulting circuits are very similar. Also, it will be seen that good bias designs incorporate a feedback mechanism that works to keep the dc bias point as constant as possible.

In order to keep matters simple and thus focus our attention on significant issues, we will neglect the Early effect; that is assume $\lambda = 0$ or $V_A = \infty$. This is certainly allowed in initial designs of discrete circuits. Of course, the design can be fine-tuned at a later point with the assistance of a circuit-simulation program such as SPICE.

6.4.1 The MOSFET Case

Biasing by Fixing V_{GS} The most straightforward approach to biasing a MOSFET is to fix its gate-to-source voltage V_{GS} to the value required⁶ to provide the desired I_D . This voltage value can be derived from the power-supply voltage V_{DD} through the use of an appropriate voltage divider, as shown in Fig. 6.47(a). Alternatively, it can be derived from another suitable reference voltage that might be available in the system. Independent of how the voltage V_{GS} may be generated, this is *not* a good approach to biasing a MOSFET. To understand the reason for this statement, recall that

$$I_D = \frac{1}{2}\mu_n C_{ox} \frac{W}{L} \left(V_{GS} - V_t \right)^2$$

and note that the values of the threshold voltage V_i , the oxide-capacitance C_{ox} , and (to a lesser extent) the transistor aspect ratio W/L vary widely among devices of supposedly the same size and type. This is certainly the case for discrete devices, in which large spreads in the values of these parameters occur among devices of the same manufacturer's part number. The spread can also be large in integrated circuits, especially among devices fabricated on different wafers and certainly between different batches of wafers. Furthermore, both V_i and μ_n depend on temperature, with the result that if we fix the value of V_{GS} , the drain current I_D becomes very much temperature dependent.

To emphasize the point that biasing by fixing V_{GS} is not a good technique, we show in Fig. 6.47 two $i_D - v_{GS}$ characteristic curves representing extreme values in a batch of MOSFETs of the same type. Observe that for the fixed value of V_{GS} , the resultant spread in the values of the drain current can be substantial.

Biasing by Fixing V_G and **Connecting a Resistance in the Source** An excellent biasing technique for discrete MOSFET circuits consists of fixing the dc voltage at the gate, V_G , and connecting a resistance in the source lead, as shown in Fig. 6.48(a). For this circuit we can write

$$V_G = V_{GS} + R_S I_D \tag{6.137}$$

Now, if V_G is much greater than V_{GS} , I_D will be mostly determined by the values of V_G and R_S . However, even if V_G is not much larger than V_{GS} , resistor R_S provides *negative feedback*, which acts to stabilize the value of the bias current I_D . To see how this comes about, consider what happens when I_D increases for whatever reason. Equation (6.137) indicates that since V_G is constant, V_{GS} will have to decrease. This in turn results in a decrease in I_D , a change that is opposite to that initially assumed. Thus the action of R_S works to keep I_D as constant as possible.⁷

Figure 6.48(b) provides a graphical illustration of the effectiveness of this biasing scheme. Here too we show the $i_D - v_{GS}$ characteristics for two devices that represent the extremes of a batch of MOSFETs.

⁶That is indeed what we were doing in Section 6.1. However, the amplifier circuits studied there were conceptual ones, not actual practical circuits. Our purpose in this section is to study the latter.

^{*I*}The action of R_s in stabilizing the value of the bias current I_D is not unlike that of the resistance R_s , which we included in the source lead of a CS amplifier in Section 6.3.4. In the latter case also, R_s works to reduce the change in i_D with the result that the amplifier gain is reduced.




Figure 6.47 (a) Biasing the MOSFET with a constant V_{GS} generated from V_{DD} using a voltage divider (R_{G1}, R_{G2}) ; (b) the use of fixed bias (constant V_{GS}) can result in a large variability in the value of I_D . Devices 1 and 2 represent extremes among units of the same type.

Superimposed on the device characteristics is a straight line that represents the constraint imposed by the bias circuit—namely, Eq. (6.137). The intersection of this straight line with the $i_D - v_{GS}$ characteristic curve provides the coordinates (I_D and V_{GS}) of the bias point. Observe that compared to the case of fixed V_{GS} , here the variability obtained in I_D is much smaller. Also, note that the variability decreases as V_G and R_S are made larger (thus providing a bias line that is less steep).

Two possible practical discrete implementations of this bias scheme are shown in Fig. 6.48(c) and (e). The circuit in Fig. 6.48(c) utilizes one power-supply V_{DD} and derives V_G through a voltage divider (R_{G1} , R_{G2}). Since $I_G = 0$, R_{G1} and R_{G2} can be selected to be very large (in the megohm range), allowing the MOSFET to present a large input resistance to a signal source that may be connected to the gate through a coupling capacitor, as shown in Fig. 6.48(d). Here capacitor C_{C1} blocks dc and thus allows us to couple the signal v_{sig} to the amplifier input without disturbing the MOSFET dc bias point. The value of C_{C1} should be selected large enough to approximate a short circuit at all signal frequencies of interest. We shall study capacitively coupled MOSFET amplifiers, which are suitable only in discrete-circuit design, in Section 6.5. Finally, note that in the circuit of Fig. 6.48(c), resistor R_D is selected to be as large as possible to obtain high gain but small enough to allow for the desired signal swing at the drain while keeping the MOSFET in saturation at all times.

When two power supplies are available, as is often the case, the somewhat simpler bias arrangement of Fig. 6.48(e) can be utilized. This circuit is an implementation of Eq. (6.137), with V_G replaced by V_{SS} . Resistor R_G establishes a dc ground at the gate and presents a high input resistance to a signal source that may be connected to the gate through a coupling capacitor.




Figure 6.48 Biasing using a fixed voltage at the gate, V_G , and a resistance in the source lead, R_S : (a) basic arrangement; (b) reduced variability in I_D ; (c) practical implementation using a single supply; (d) coupling of a signal source to the gate using a capacitor C_{C1} ; (e) practical implementation using two supplies.

Example 6.11

It is required to design the circuit of Fig. 6.48(c) to establish a dc drain current $I_D = 0.5$ mA. The MOSFET is specified to have $V_t = 1$ V and $k'_n W/L = 1$ mA/V². For simplicity, neglect the channel-length modulation effect (i.e., assume $\lambda = 0$). Use a power-supply $V_{DD} = 15$ V. Calculate the percentage change in the value of I_D obtained when the MOSFET is replaced with another unit having the same $k'_n W/L$ but $V_t = 1.5$ V.

Solution

As a rule of thumb for designing this classical biasing circuit, we choose R_D and R_S to provide one-third of the power-supply voltage V_{DD} as a drop across each of R_D , the transistor (i.e., V_{DS}), and R_S .

Example 6.11 continued

For $V_{DD} = 15$ V, this choice makes $V_D = +10$ V and $V_S = +5$ V. Now, since I_D is required to be 0.5 mA, we can find the values of R_D and R_S as follows:

$$R_{D} = \frac{V_{DD} - V_{D}}{I_{D}} = \frac{15 - 10}{0.5} = 10 \text{ k}\Omega$$
$$R_{S} = \frac{V_{S}}{R_{S}} = \frac{5}{0.5} = 10 \text{ k}\Omega$$

The required value of V_{GS} can be determined by first calculating the overdrive voltage V_{OV} from

$$I_{D} = \frac{1}{2}k'_{n}(W/L)V_{OV}^{2}$$
$$0.5 = \frac{1}{2} \times 1 \times V_{OV}^{2}$$

which yields $V_{ov} = 1$ V, and thus,

$$V_{GS} = V_t + V_{OV} = 1 + 1 = 2 \text{ V}$$

Now, since $V_s = +5$ V, V_G must be

$$V_G = V_S + V_{GS} = 5 + 2 = 7 \text{ V}$$

To establish this voltage at the gate we may select $R_{G1} = 8 \text{ M}\Omega$ and $R_{G2} = 7 \text{ M}\Omega$. The final circuit is shown in Fig. 6.49. Observe that the dc voltage at the drain (+10 V) allows for a positive signal swing of +5 V (i.e., up to V_{DD}) and a negative signal swing of 4 V [i.e., down to $(V_G - V_t)$].

If the NMOS transistor is replaced with another having $V_t = 1.5$ V, the new value of I_D can be found as follows:

$$I_{D} = \frac{1}{2} \times 1 \times (V_{GS} - 1.5)^{2}$$

$$V_{G} = V_{GS} + I_{D}R_{S}$$

$$7 = V_{GS} + 10I_{D}$$
(6.139)

Solving Eqs. (6.138) and (6.139) together yields


$$I_D = 0.455 \text{ mA}$$

Thus the change in I_D is

$$\Delta I_D = 0.455 - 0.5 = -0.045 \text{ mA}$$

which is $\frac{-0.045}{0.5} \times 100 = -9\%$ change.

Example 6.11 continued



EXERCISES

6.31 Consider the MOSFET in Example 6.11 when fixed- V_{GS} bias is used. Find the required value of V_{GS} to establish a dc bias current $I_D = 0.5$ mA. Recall that the device parameters are $V_t = 1$ V, $k'_n W/L = 1$ mA/V², and $\lambda = 0$. What is the percentage change in I_D obtained when the transistor is replaced with another having $V_t = 1.5$ V?

Ans. $V_{GS} = 2 \text{ V}; -75\%$

D6.32 Design the circuit of Fig. 6.48(e) to operate at a dc drain current of 0.5 mA and $V_D = +2$ V. Let $V_t = 1$ V, $k'_n W/L = 1 \text{ mA/V}^2$, $\lambda = 0$, $V_{DD} = V_{SS} = 5$ V. Use standard 5% resistor values (see Appendix J), and give the resulting values of I_D , V_D , and V_S .

Ans. $R_D = R_S = 6.2 \text{ k}\Omega$; $I_D = 0.49 \text{ mA}$, $V_S = -1.96 \text{ V}$, and $V_D = +1.96 \text{ V}$. R_G can be selected in the range of 1 M Ω to 10 M Ω .

Biasing Using a Drain-to-Gate Feedback Resistor A simple and effective discrete- circuit biasing arrangement utilizing a feedback resistor connected between the drain and the gate is shown in Fig. 6.50. Here the large feedback resistance R_G (usually in the megohm range) forces the dc voltage at the gate to be equal to that at the drain (because $I_G = 0$). Thus we can write

$$V_{GS} = V_{DS} = V_{DD} - R_D I_D$$

which can be rewritten in the form

$$V_{DD} = V_{GS} + R_D I_D (6.140)$$

which is identical in form to Eq. (6.137), which describes the operation of the bias scheme discussed above (that in Fig. 6.48a). Thus, here too, if I_D for some reason changes, say increases, then Eq. (6.140) indicates that V_{GS} must decrease. The decrease in V_{GS} in turn causes a decrease in I_D , a change that is opposite in direction to the one originally assumed. Thus the negative feedback or degeneration provided by R_G works to keep the value of I_D as constant as possible.

The circuit of Fig. 6.50 can be utilized as an amplifier by applying the input voltage signal to the gate via a coupling capacitor so as not to disturb the dc bias conditions already established. The amplified output signal at the drain can be coupled to another part of the circuit, again via a capacitor. We considered such an amplifier circuit in Section 6.2 (Example 6.3).

EXERCISE


D6.33 Design the circuit in Fig. 6.50 to operate at a dc drain current of 0.5 mA. Assume $V_{DD} = +5$ V, $k'_n W/L = 1$ mA/V², $V_t = 1$ V, and $\lambda = 0$. Use a standard 5% resistance value for R_D , and give the actual values obtained for I_D and V_D .

Ans. $R_D = 6.2 \text{ k}\Omega$; $I_D \simeq 0.49 \text{ mA}$; $V_D \simeq 1.96 \text{ V}$

6.4.2 The BJT Case

Before presenting the "good" biasing schemes, we should point out why two obvious arrangements are *not* good. First, attempting to bias the BJT by fixing the voltage V_{BE} by, for instance, using a voltage divider across the power supply V_{CC} , as shown in Fig. 6.51(a), is not a viable approach: The very sharp exponential relationship $i_C - v_{BE}$ means that any small and inevitable differences in V_{BE} from the desired value will result in large differences in I_C and in V_{CE} . Second, biasing the BJT by establishing a constant current in the base, as shown in Fig. 6.51(b), where $I_B \simeq (V_{CC} - 0.7)/R_B$, is also not a recommended approach. Here the typically large variations in the value of β among units of the same device type will result in correspondingly large variations in I_C and hence in V_{CE} .

The Classical Discrete-Circuit Bias Arrangement Figure 6.52(a) shows the arrangement most commonly used for biasing a discrete-circuit transistor amplifier if only a single power supply is available. The technique consists of supplying the base of the transistor with a fraction of the supply voltage V_{CC} through the voltage divider R_1 , R_2 . In addition, a resistor R_E is connected to the emitter. This circuit is very similar to one we used for the MOSFET (Fig. 6.48c). Here, however, the design must take into account the finite base current.



 V_{DD}

Figure 6.50 Biasing the MOSFET using a large drain-to-gate feedback resistance, R_G .




Figure 6.51 Two obvious schemes for biasing the BJT: (a) by fixing V_{BE} ; (b) by fixing I_B . Both result in wide variations in I_C and hence in V_{CE} and therefore are considered to be "bad." Neither scheme is recommended.

Figure 6.52(b) shows the same circuit with the voltage-divider network replaced by its Thévenin equivalent,

$$V_{BB} = \frac{R_2}{R_1 + R_2} V_{CC} \tag{6.141}$$

$$R_B = \frac{R_1 R_2}{R_1 + R_2} \tag{6.142}$$

The current I_E can be determined by writing a Kirchhoff loop equation for the base–emitter– ground loop, labeled L, and substituting $I_B = I_E/(\beta + 1)$:

$$I_E = \frac{V_{BB} - V_{BE}}{R_E + R_B / (\beta + 1)}$$
(6.143)

To make I_E insensitive to temperature and β variation,⁸ we design the circuit to satisfy the following two constraints:

$$V_{BB} \gg V_{BE} \tag{6.144}$$

$$R_E \gg \frac{R_B}{\beta + 1} \tag{6.145}$$

Condition (6.144) ensures that small variations in V_{BE} ($\simeq 0.7$ V) will be swamped by the much larger V_{BB} . There is a limit, however, on how large V_{BB} can be: For a given value of the supply voltage V_{CC} , the higher the value we use for V_{BB} , the lower will be the sum of voltages across R_C and the collector-base junction (V_{CB}). On the other hand, we want the voltage across R_C to be large in order to obtain high voltage gain and large signal swing (before transistor cutoff). We also want V_{CB} (or V_{CE}) to be large, to provide a large signal swing

⁸Bias design seeks to stabilize either I_E or I_C since $I_C = \alpha I_E$ and α varies very little. That is, a stable I_E will result in an equally stable I_C , and vice versa.




Figure 6.52 Classical biasing for BJTs using a single power supply: (a) circuit; (b) circuit with the voltage divider supplying the base replaced with its Thévenin equivalent.

(before transistor saturation). Thus, as is the case in any design, we have a set of conflicting requirements, and the solution must be a trade-off. As a rule of thumb, one designs for V_{BB} about $\frac{1}{3}V_{CC}$, V_{CB} (or V_{CE}) about $\frac{1}{3}V_{CC}$, and $I_C R_C$ about $\frac{1}{3}V_{CC}$.

Condition (6.145) makes I_E insensitive to variations in β and could be satisfied by selecting R_B small. This in turn is achieved by using low values for R_1 and R_2 . Lower values for R_1 and R_2 , however, will mean a higher current drain from the power supply, and will result in a lowering of the input resistance of the amplifier (if the input signal is coupled to the base),⁹ which is the trade-off involved in this part of the design. It should be noted that condition (6.145)

means that we want to make the base voltage independent of the value of β and determined solely by the voltage divider. This will obviously be satisfied if the current in the divider is made much larger than the base current. Typically one selects R_1 and R_2 such that their current is in the range of I_E to $0.1I_E$.

Further insight regarding the mechanism by which the bias arrangement of Fig. 6.52(a) stabilizes the dc emitter (and hence collector) current is obtained by considering the feedback action provided by R_E . Consider that for some reason the emitter current increases. The voltage drop across R_E , and hence V_E , will increase correspondingly. Now, if the base voltage is determined primarily by the voltage divider R_1 , R_2 , which is the case if R_B is small, it will remain constant, and the increase in V_E will result in a corresponding decrease in V_{BE} . This in turn reduces the collector (and emitter) current, a change opposite to that originally assumed. Thus R_E provides a *negative feedback* action that stabilizes the bias current. This should remind the reader of the resistance R_e that we included in the emitter lead of the CE amplifier in Section 6.3.4. Also, the feedback action of R_E in the circuit of Fig. 6.52(a) is similar to the feedback action of R_S in the circuit of Fig. 6.48(c). We shall study negative feedback formally in Chapter 10.

Example 6.12

We wish to design the bias network of the amplifier in Fig. 6.52 to establish a current $I_E = 1$ mA using a power supply $V_{CC} = +12$ V. The transistor is specified to have a nominal β value of 100.

Solution

We shall follow the rule of thumb mentioned above and allocate one-third of the supply voltage to the voltage drop across R_2 and another one-third to the voltage drop across R_c , leaving one-third for possible negative signal swing at the collector. Thus,

$$V_B = +4 \text{ V}$$
$$V_E = 4 - V_{BE} \simeq 3.3 \text{ V}$$

and R_E is determined from

⁹If the input signal is coupled to the transistor base, the two bias resistances R_1 and R_2 effectively appear in parallel between the base and ground. Thus, low values for R_1 and R_2 will result in lowering R_{in} .

Example 6.12 continued

$$R_E = \frac{V_E}{I_E} = \frac{3.3}{1} = 3.3 \,\mathrm{k}\Omega$$

From the discussion above we select a voltage-divider current of $0.1I_E = 0.1 \times 1 = 0.1$ mA. Neglecting the base current, we find

$$R_1 + R_2 = \frac{12}{0.1} = 120 \,\mathrm{k\Omega}$$

and

$$\frac{R_2}{R_1 + R_2} V_{CC} = 4 \text{ V}$$

Thus $R_2 = 40 \text{ k}\Omega$ and $R_1 = 80 \text{ k}\Omega$.

At this point, it is desirable to find a more accurate estimate for I_E , taking into account the nonzero base current. Using Eq. (6.143),

$$I_E = \frac{4 - 0.7}{3.3(\text{ k}\Omega) + \frac{(80 \| 40)(\text{ k}\Omega)}{101}} = 0.93 \text{ mA}$$

This is quite a bit lower than 1 mA, the value we are aiming for. It is easy to see from the above equation that a simple way to restore I_E to its nominal value would be to reduce R_E from 3.3 k Ω by the magnitude of the second term in the denominator (0.267 k Ω). Thus a more suitable value for R_E in this case would be $R_E = 3 \text{ k}\Omega$, which results in $I_E = 1.01 \text{ mA} \simeq 1 \text{ mA}$.¹⁰

It should be noted that if we are willing to draw a higher current from the power supply and to accept a lower input resistance for the amplifier, then we may use a voltage-divider current equal, say, to I_E (i.e., 1 mA), resulting in $R_1 = 8 \text{ k}\Omega$ and $R_2 = 4 \text{ k}\Omega$. We shall refer to the circuit using these latter values as design 2, for which the actual value of I_E using the initial value of R_E of 3.3 k Ω will be

$$I_E = \frac{4 - 0.7}{3.3 + 0.027} = 0.99 \simeq 1 \text{ mA}$$

In this case, design 2, we need not change the value of R_E .

Finally, the value of R_c can be determined from

$$R_C = \frac{12 - V_C}{I_C}$$

Substituting $I_c = \alpha I_E = 0.99 \times 1 = 0.99$ mA $\simeq 1$ mA results, for both designs, in

$$R_c = \frac{12 - 8}{1} = 4 \,\mathrm{k}\Omega$$

¹⁰Although reducing R_E restores I_E to the design value of 1 mA, it does not solve the problem of the dependence of the value of I_E on β . See Exercise 6.34.

EXERCISE

6.34 For design 1 in Example 6.12, calculate the expected range of I_E if the transistor used has β in the range of 50 to 150. Express the range of I_E as a percentage of the nominal value ($I_E \simeq 1 \text{ mA}$) obtained for $\beta = 100$. Repeat for design 2.

Ans. For design 1: 0.94 mA to 1.04 mA, a 10% range; for design 2: 0.984 mA to 0.995 mA, a 1.1% range.

A Two-Power-Supply Version of the Classical Bias Arrangement A somewhat simpler bias arrangement is possible if two power supplies are available, as shown in Fig. 6.53. Writing a loop equation for the loop labeled L gives

$$I_E = \frac{V_{EE} - V_{BE}}{R_E + R_B / (\beta + 1)}$$
(6.146)

This equation is identical to Eq. (6.143) except for V_{EE} replacing V_{BB} . Thus the two constraints of Eqs. (6.144) and (6.145) apply here as well. Note that if the transistor is to be used with the base grounded (i.e., in the common-base configuration), then R_B can be eliminated altogether. On the other hand, if the input signal is to be coupled to the base, then R_B is needed. We shall study complete circuits of the various BJT amplifier configurations in Section 6.5. Finally, observe that the circuit in Fig. 6.53 is the counterpart of the MOS circuit in Fig. 6.48(e).

Biasing Using a Collector-to-Base Feedback Resistor In the BJT case, there is a counterpart to the MOSFET circuit of Fig. 6.50. Figure 6.54(a) shows such a simple but effective biasing arrangement that is suitable for common-emitter amplifiers. The circuit employs a resistor R_B connected between the collector and the base. Resistor R_B provides negative feedback, which helps to stabilize the bias point of the BJT.

Analysis of the circuit is shown in Fig. 6.54(b), from which we can write


$$V_{CC} = I_E R_C + I_B R_B + V_{BE}$$
$$= I_E R_C + \frac{I_E}{\beta + 1} R_B + V_{BE}$$

Thus the emitter bias current is given by

$$I_E = \frac{V_{CC} - V_{BE}}{R_C + R_B / (\beta + 1)}$$
(6.147)

EXERCISE

D6.35 The bias arrangement of Fig. 6.53 is to be used for a common-base amplifier. Design the circuit to establish a dc emitter current of 1 mA and provide the highest possible voltage gain while allowing for a signal swing at the collector of ± 2 V. Use ± 10 -V and ± 5 -V power supplies.






Figure 6.53 Biasing the BJT using two power supplies. Resistor R_B is needed only if the signal is to be capacitively coupled to the base. Otherwise, the base can be connected directly to ground, or to a grounded signal source, resulting in almost total β -independence of the bias current.




Figure 6.54 (a) A common-emitter transistor amplifier biased by a feedback resistor R_{R} . (b) Analysis of the circuit in (a).

It is interesting to note that this equation is identical to Eq. (6.143), which governs the operation of the traditional bias circuit, except that V_{CC} replaces V_{BB} and R_C replaces R_E . It follows that to obtain a value of I_E that is insensitive to variation of β , we select $R_B/(\beta + 1) \ll R_C$. Note, however, that the value of R_B determines the allowable negative signal swing at the collector since

$$V_{CB} = I_B R_B = I_E \frac{R_B}{\beta + 1}$$
(6.148)

EXERCISE

D6.36 Design the circuit of Fig. 6.54 to obtain a dc emitter current of 1 mA, maximum gain, and a ± 2 -V signal swing at the collector; that is, design for $V_{CE} = +2.3$ V. Let $V_{CC} = 10$ V and $\beta = 100$. **Ans.** $R_B = 162$ k Ω ; $R_C = 7.7$ k Ω . Note that if standard 5% resistor values are used (Appendix J),

we select $R_B = 160 \text{ k}\Omega$ and $R_C = 7.5 \text{ k}\Omega$. This results in $I_E = 1.02 \text{ mA}$ and $V_C = +2.3 \text{ V}$.

6.5 Discrete-Circuit Amplifiers

With our study of transistor amplifier basics complete, we now put everything together by presenting practical circuits for discrete-circuit amplifiers. These circuits, which utilize the amplifier configurations studied in Section 6.3 and the biasing methods of Section 6.4, can be assembled using off-the-shelf discrete transistors, resistors, and capacitors. Though practical and carefully selected to illustrate some important points, the circuits presented in this section should be regarded as examples of discrete-circuit transistor amplifiers. Indeed, there is a great variety of such circuits, a number of which are explored in the end-of-chapter problems.

As mentioned earlier, the vast majority of discrete-circuit amplifiers utilize BJTs. This is reflected in this section where all the circuits presented except for one utilize BJTs. Of course, if desired, one can utilize MOSFETs in the same amplifier configurations presented here. Also, the MOSFET is the device of choice in the design of integrated-circuit (IC) amplifiers. We begin our study of IC amplifiers in Chapter 7.

As will be seen shortly, the circuits presented in this section utilize large capacitors (in the μ F range) to couple the signal source to the input of the amplifier, and to couple the amplifier output signal to a load

resistance or to the input of another amplifier stage. As well, a large capacitor is employed to establish a signal ground at the desired terminal of the transistor (e.g., at the emitter of a CE amplifier). The use of capacitors for these purposes simplifies the design considerably: Since capacitors block dc, one is able to first carry out the dc bias design and then connect the signal source and load to the amplifier without disturbing the dc design. These amplifiers are therefore known as **capacitively coupled amplifiers**.

6.5.1 A Common-Source (CS) Amplifier

As mentioned in Section 6.3, the common-source (CS) configuration is the most widely used of all MOSFET amplifier circuits. A common-source amplifier realized using the bias circuit of Fig. 6.48(c) is shown in Fig. 6.55(a). Observe that to establish a **signal ground**, or an **ac ground** as it is sometimes called, at the source, we have connected a large capacitor, C_s , between the source and ground. This capacitor, usually in the microfarad range, is required to provide a very small impedance (ideally, zero impedance—i.e., in effect, a short circuit) at all signal frequencies of interest. In this way, the signal current passes through C_s to ground and thus *bypasses* the resistance R_s ; hence, C_s is called a **bypass capacitor**. Obviously, the lower the signal frequency, the less effective the bypass capacitor becomes. This issue will be studied in Section 9.1. For our purposes here we shall assume that C_s is acting as a perfect short circuit and thus is establishing a zero signal voltage at the MOSFET source.

To prevent disturbances to the dc bias current and voltages, the signal to be amplified, shown as voltage source v_{sig} with an internal resistance R_{sig} , is connected to the gate through a large capacitor C_{C1} . Capacitor C_{C1} , known as a **coupling capacitor**, is required to act as a perfect short circuit at all signal frequencies of interest while blocking dc. Here again, we note that as the signal frequency is lowered, the impedance of C_{C1} (i.e., $1/j\omega C_{C1}$) will increase and its effectiveness as a coupling capacitor will be correspondingly reduced. This problem, too, will be considered in Section 9.1 in connection with the dependence of the amplifier operation on frequency. For our purposes here we shall assume that C_{C1} is acting as a perfect short circuit as far as the signal is concerned.

The voltage signal resulting at the drain is coupled to the load resistance R_L via another coupling capacitor C_{C2} . We shall assume that C_{C2} acts as a perfect short circuit at all signal frequencies of interest and thus the output voltage $v_o = v_d$. Note that R_L can be either an actual load resistor, to which the amplifier is required to provide its output voltage signal, or it can be the input resistance of another amplifier stage in cases where more than one stage of amplification is needed. (We will study multistage amplifiers in Chapter 8.)

Since a capacitor behaves as an open circuit at dc, the circuit for performing the dc bias design and analysis is obtained by open-circuiting all capacitors. The resulting circuit is shown in Fig. 6.55(b) and can be designed as discussed in Section 6.4.1.

To determine the terminal characteristics of the CS amplifier of Fig. 6.55(a)—that is, its input resistance, voltage gain, and output resistance—we replace the MOSFET with its hybrid- π small-signal model, replace V_{DD} with a signal ground, and replace all coupling and bypass capacitors with short circuits. The result is the circuit in Fig. 6.55(c). Analysis is straightforward and is shown on the figure, thus

$$R_{\rm in} = R_{G1} \| R_{G2} \tag{6.149}$$

which shows that to keep R_{in} high, large values should be used for R_{G1} and R_{G2} , usually in the megohm range. The overall voltage gain G_v is

$$G_{v} = -\frac{R_{\rm in}}{R_{\rm in} + R_{\rm sig}} g_{m}(R_{D} \| R_{L} \| r_{o})$$
(6.150)

Observe that we have taken r_o into account, simply because it is easy to do so. Its effect, however, is usually small (this is not the case for IC amplifiers, as will be explained in Chapter 7). Finally, to encourage




Figure 6.55 (a) A common-source amplifier using the classical biasing arrangement of Fig. 6.48(c). (b) Circuit for determining the bias point. (c) Equivalent circuit and analysis.

the reader to do the small-signal analysis directly on the original circuit diagram, with the MOSFET model used implicitly, we show some of the analysis on the circuit of Fig. 6.55(a).

EXERCISES

D6.37 Design the bias circuit in Fig.6.55(b) for the CS amplifier of Fig. 6.55(a). Assume the MOSFET is specified to have $V_t = 1$ V, $k_n = 4$ mA/V², and $V_A = 100$ V. Neglecting the Early effect, design for $I_D = 0.5$ mA, $V_S = 3.5$ V, and $V_D = 6$ V using a power-supply $V_{DD} = 15$ V. Specify the values of R_S and R_D . If a current of 2 μ A is used in the voltage divider, specify the values of R_{G1} and R_{G2} . Give the values of the MOSFET parameters g_m and r_o at the bias point.

Ans. $R_s = 7 \text{ k}\Omega$; $R_D = 18 \text{ k}\Omega$; $R_{G1} = 5 \text{ M}\Omega$; $R_{G2} = 2.5 \text{ M}\Omega$; $g_m = 2 \text{ mA/V}$; $r_o = 200 \text{ k}\Omega$

6.38 For the CS amplifier of Fig. 6.55(a) use the design obtained in Exercise 6.37 to determine R_{in} , R_o , and the overall voltage gain G_v when $R_{sig} = 100 \text{ k}\Omega$ and $R_L = 20 \text{ k}\Omega$.

Ans. 1.67 MΩ; 16.5 kΩ; -17.1 V/V

D6.39 As discussed in Section 6.3, beneficial effects can be realized by having an unbypassed resistance R_s in the source lead of the CS amplifier. This can be implemented in the circuit of Fig. 6.55(a) by splitting the resistance R_s into two resistances: R_s , which is left unbypassed, and $(R_s - R_s)$, across which the bypass capacitor C_s is connected. Now, if in order to improve linearity of the amplifier in Exercises 6.37 and 6.38, v_{gs} is to be reduced to half its value, what value should R_s have? What would the amplifier gain G_v become? Recall that when R_s is included it becomes difficult to include r_o in the analysis, so neglect it. **Ans.** $R_s = 500 \Omega$; $G_v = -8.9 \text{ V/V}$

6.5.2 A Common-Emitter Amplifier

The common-emitter (CE) amplifier is the most widely used of all BJT amplifier configurations. Figure 6.56(a) shows a CE amplifier utilizing the classical biasing arrangement of Fig. 6.48(c), the design of which was considered in Section 6.4. The CE circuit in Fig. 6.54(a) is the BJT counterpart of the CS amplifier of Fig. 6.55(a). It utilizes coupling capacitors C_{C1} and C_{C2} and bypass capacitor C_E . Here we assume that these capacitors, while blocking dc, behave as perfect short circuits at all signal frequencies of interest.

To determine the characteristic parameters of the CE amplifier, we replace the BJT with its hybrid- π model, replace V_{CC} with a short circuit to ground, and replace the coupling and bypass capacitor with short circuits. The resulting small-signal equivalent circuit of the CE amplifier is shown in Fig. 6.56(b). The analysis is straightforward and is given in the figure, thus

$$R_{\rm in} = R_{B1} \| R_{B2} \| r_{\pi} \tag{6.151}$$

which indicates that to keep R_{in} relatively high, R_{B1} and R_{B2} should be selected large (typically in the range of tens or hundreds of kilohms). This requirement conflicts with the need to keep R_{B1} and R_{B2} low so as to minimize the dependence of the dc current I_C on the transistor β . We discussed this design trade-off in Section 6.4.

The voltage gain G_v is given by

$$G_{v} = -\frac{R_{\rm in}}{R_{\rm in} + R_{\rm sig}} g_{m}(R_{C} \| R_{L} \| r_{o})$$
(6.152)

Note that we have taken r_o into account because it is easy to do so. However, as already mentioned, the effect of this parameter on discrete-circuit amplifier performance is usually small.

EXERCISES

D6.40 Design the bias circuit of the CE amplifier of Fig. 6.56(a) to obtain $I_E = 0.5$ mA and $V_C = +6$ V. Design for a dc voltage at the base of 5 V and a current through R_{B2} of 50 μ A. Let $V_{CC} = +15$ V, $\beta = 100$, and $V_{BE} \simeq 0.7$ V. Specify the values of R_{B1} , R_{B2} , R_E , and R_C . Also give the values of the BJT small-signal parameters g_m , r_π , and r_o at the bias point. (For the calculation of r_o , let $V_A = 100$ V.) **Ans.** $R_{B1} = 182$ k Ω ; $R_{B2} = 100$ k Ω ; $R_E = 8.6$ k Ω ; $R_C = 18$ k Ω ; $g_m = 20$ mA/V, $r_\pi = 5$ k Ω , $r_o = 200$ k Ω

6.41 For the amplifier designed in Exercise 6.40, find R_{in} , R_o , and G_v when $R_{sig} = 10 \text{ k}\Omega$ and $R_L = 20 \text{ k}\Omega$. **Ans.** $R_{in} = 4.64 \text{ k}\Omega$; $R_o = 16.51 \text{ k}\Omega$; $G_v = -57.3 \text{ V/V}$




Figure 6.56 (a) A common-emitter amplifier using the classical biasing arrangement of Fig. 6.52(a). (b) Equivalent circuit and analysis.

6.5.3 A Common-Emitter Amplifier with an Emitter Resistance R_e

As discussed in Section 6.3.4, it is beneficial to include a small resistance in the transistor emitter lead. This can be implemented in the circuit of Fig. 6.56(a) by splitting the emitter bias resistance R_E into two components: an unbypassed resistance R_e , and a resistance $(R_E - R_e)$ across which the bypass capacitor C_E is connected. The resulting circuit is shown in Fig. 6.57(a) and its small-signal model is shown in Fig. 6.57(b). In the latter we utilize the T model of the BJT because it results in much simpler analysis (recall that this is always the




Figure 6.57 (a) A common-emitter amplifier with an unbiased emitter resistance R_e . (b) The amplifier small-signal model and analysis.

case when a resistance is connected in series with the emitter). Also note that we have not included r_o , for doing so would complicate the analysis significantly. This burden would not be justified given that r_o has little effect on the performance of discrete-circuit amplifiers.

Analysis of the circuit in Fig. 6.57(b) is straightforward and is shown in the figure. Thus,

$$R_{\rm in} = R_{B1} \| R_{B2} \| (\beta + 1)(r_e + R_e)$$

= $R_{B1} \| R_{B2} \| [r_{\pi} + (\beta + 1)R_e]$ (6.153)

from which we note that including R_e increases R_{in} because it increases the input resistance looking into the base by adding a component $(\beta + 1)R_e$ to r_{π} . The overall voltage gain G_{ν} is

$$G_{v} = -\frac{R_{\rm in}}{R_{\rm in} + R_{\rm sig}} \times \alpha \frac{\text{Total resistance in collector}}{\text{Total resistance in emitter}}$$
$$= -\alpha \frac{R_{\rm in}}{R_{\rm in} + R_{\rm sig}} \frac{R_{C} \| R_{L}}{r_{e} + R_{e}}$$
(6.154)

EXERCISE

6.42 For the amplifier designed in Exercise 6.40 and analyzed in Exercise 6.41, let it be required to raise R_{in} to 10 k Ω . What is the required value of R_e , and what does the overall voltage gain G_v become?

Ans. $R_e = 67.7 \ \Omega; G_v = -39.8 \ V/V$

6.5.4 A Common-Base (CB) Amplifier

Figure 6.58(a) shows a CB amplifier designed using the biasing arrangement of Fig. 6.53. Note that the availability of two power supplies, V_{CC} and $-V_{EE}$, enables us to connect the base directly to ground, obviating the need for a large bypass capacitor to establish a signal ground at the base.

The small-signal equivalent circuit of the CB amplifier is shown in Fig 6.58(b). As expected, we have utilized the T model of the BJT and have not included r_o . Including r_o would complicate the analysis significantly without making much difference to the results in the case of discrete-circuit amplifiers. From the circuit in Fig. 6.58(b) we find

$$R_{\rm in} = r_e \, \| \, R_E \simeq r_e \simeq 1/g_m$$

which as expected can be very small, causing v_i to be a small fraction of v_{sig} ,

$$v_i = v_{
m sig} \, rac{R_{
m in}}{R_{
m in} + R_{
m sig}}$$

Now,

$$i_e = -\frac{v_i}{r_e}$$

and

$$v_o = -\alpha i_e(R_C \| R_L)$$

Thus, the overall voltage gain is given by

$$G_{v} = \alpha \frac{R_{\rm in}}{R_{\rm in} + R_{\rm sig}} \frac{R_{C} \| R_{L}}{r_{e}} = \frac{R_{\rm in}}{R_{\rm in} + R_{\rm sig}} g_{m}(R_{C} \| R_{L})$$
(6.155)

EXERCISE

D6.43 Design the CB amplifier of Fig. 6.58(a) to provide an input resistance R_{in} that matches the source resistance of a cable with a characteristic resistance of 50 Ω . Assume that $R_E \gg r_e$. The available power supplies are ± 5 V and $R_L = 8$ k Ω . Design for a dc collector voltage $V_C = +1$ V. Specify the values of R_C and R_E . What overall voltage gain is obtained? If v_{sig} is a sine wave with a peak amplitude of 10 mV, what is the peak amplitude of the output voltage? Let $\alpha \simeq 1$.

Ans. $R_c = 8 \text{ k}\Omega; R_E = 8.6 \text{ k}\Omega; 40 \text{ V/V}; 0.4 \text{ V}$

6.5.5 An Emitter Follower

Figure 6.59(a) shows an emitter follower designed using the bias arrangement of Fig. 6.53 and two power supplies, V_{CC} and $-V_{EE}$. The bias resistance R_B affects the input resistance of the follower and should be chosen as large as possible while limiting the dc voltage drop across it to a small fraction of V_{EE} ; otherwise the dependence of the bias current I_C on β can become unacceptably large.

Figure 6.59(b) shows the small-signal equivalent circuit of the emitter follower. Here, as expected, we have replaced the BJT with its T model and included r_o (since this can be done very simply). The input resistance of the emitter follower can be seen to be

$$R_{\rm in} = R_B \| R_{ib} \tag{6.156}$$

where R_{ib} , the input resistance looking into the base, can be obtained by using the resistance-reflection rule. Toward that end, note that r_o appears in parallel with R_E and R_L (which is why it can be easily taken into account). Thus,

$$R_{ib} = (\beta + 1)[r_e + (R_E \| r_o \| R_L)]$$
(6.157)

The overall voltage gain can be determined by tracking the signal transmission from source to load,

$$v_i = v_{\rm sig} \frac{R_{\rm in}}{R_{\rm in} + R_{\rm sig}} \tag{6.158}$$

and

$$v_o = v_i \frac{R_E \|r_o\|R_L}{r_e + (R_E \|r_o\|R_L)}$$
(6.159)

Thus,

$$G_{v} \equiv \frac{v_{o}}{v_{\rm sig}} = \frac{R_{\rm in}}{R_{\rm in} + R_{\rm sig}} \frac{(R_{E} \| r_{o} \| R_{L})}{r_{e} + (R_{E} \| r_{o} \| R_{L})}$$
(6.160)

Finally, the output resistance R_{out} can be obtained by short-circuiting v_{sig} and looking back into the output terminal, excluding R_L , as

$$R_{\text{out}} = r_o \|R_E\| \left[r_e + \frac{R_B \|R_{\text{sig}}}{\beta + 1} \right]$$
(6.161)

Note that we have used the inverse resistance-reflection rule, namely, dividing the total resistance in the base, $(R_B || R_{sig})$, by $(\beta + 1)$.




Figure 6.58 (a) A common-base amplifier using the structure of Fig. 6.53 with R_B omitted (since the base is grounded). (b) Equivalent circuit obtained by replacing the transistor with its T model.

EXERCISE

D6.44 Design the emitter follower of Fig. 6.59(a) to operate at a dc emitter current $I_E = 1$ mA. Allow a dc voltage drop across R_B of 1 V. The available power supplies are ± 5 V, $\beta = 100$, $V_{BE} = 0.7$ V, and $V_A = 100$ V. Specify the values required for R_B and R_E . Now if $R_{sig} = 50$ k Ω and $R_L = 1$ k Ω , find R_{in} , v_i/v_{sig} , v_o/v_i , G_v , and R_{out} . (*Note*: In performing the bias design, neglect the Early effect.) **Ans.** $R_B = 100$ k Ω ; $R_E = 3.3$ k Ω ; 44.3 k Ω ; 0.469 V/V; 0.968 V/V; 0.454 V/V; 320 Ω




Figure 6.59 (a) An emitter-follower circuit. (b) Small-signal equivalent circuit of the emitter follower with the transistor replaced by its T model. Note that r_a is included because it is easy to do so. Normally, its effect on performance is small.

6.5.6 The Amplifier Frequency Response

Thus far, we have assumed that the gain of transistor amplifiers is constant independent of the frequency of the input signal. This would imply that transistor amplifiers have infinite bandwidth, which of course is not true. To illustrate, we show in Fig. 6.60 a sketch of the magnitude of the gain of a common-emitter or a CS amplifier such as those shown in Figs. 6.56 and 6.55, respectively, versus frequency. Observe that there is indeed a wide frequency range over which the gain remains almost constant. This obviously is the useful frequency range of operation for the particular amplifier. Thus far, we have been assuming that our amplifiers are operating in this frequency band, called the **midband**.

Figure 6.60 indicates that at lower frequencies, the magnitude of amplifier gain falls off. This is because the coupling and bypass capacitors no longer have low impedances. Recall that we assumed that their impedances were small enough to act as short circuits. Although this can be true at midband frequencies, as the frequency

of the input signal is lowered, the reactance $1/j\omega C$ of each of these capacitors becomes significant, and it can be shown that this results in the overall voltage gain of the amplifier decreasing.

Figure 6.60 indicates also that the gain of the amplifier falls off at the high-frequency end. This is due to the internal capacitive effects in the BJT and the MOSFET. In Chapter 9 we shall study the internal capacitive effects of both transistor types and will augment their hybrid- π models with capacitances that model these effects.

We will undertake a detailed study of the frequency response of transistor amplifiers in Chapter 9. For the time being, however, it is important for the reader to realize that for every transistor amplifier, there is a finite band over which the gain is almost constant. The boundaries of this useful frequency band, or midband, are the two frequencies f_L and f_H at which the gain drops by a certain number of decibels (usually 3 dB) below its value at midband. As indicated in Fig. 6.60, the amplifier **bandwidth**, or 3-dB bandwidth, is defined as the difference between the lower (f_L) and upper or higher (f_H) 3-dB frequencies:

$$BW = f_H - f_L$$

and since usually $f_L \ll f_H$,

$$BW \simeq f_E$$

A figure of merit for the amplifier is its gain-bandwidth product, defined as

$$GB = |A_M|BW$$

where $|A_M|$ is the magnitude of the amplifier gain in the midband. It will be seen in Chapter 9 that in amplifier design it is usually possible to trade off gain for bandwidth. One way to accomplish this, for instance, is by including resistance R_e in the emitter of the CE amplifier.




Figure 6.60 Sketch of the magnitude of the gain of a CE (Fig. 6.56) or CS (Fig. 6.55) amplifier versus frequency. The graph delineates the three frequency bands relevant to frequency-response determination.

Summary

- The essence of the use of the MOSFET (the BJT) as an amplifier is that when the transistor is operated in the active region, v_{GS} controls i_D (v_{BE} controls i_C) in the manner of a voltage-controlled current source. When the device is dc biased in the active region, and the signal v_{gs} (v_{be}) is kept small, the operation becomes almost linear, with $i_d = g_m v_{es}$ ($i_c = g_m v_{be}$).
- The most fundamental parameter in characterizing the small-signal linear operation of a transistor is the transconductance g_m . For a MOSFET, $g_m = \mu_n C_{ox}(W/L) V_{OV} = \sqrt{2\mu_n C_{ox}(W/L)} I_D = 2I_D/V_{OV}$; and for the BJT, $g_m = I_C/V_T$.
- A systematic procedure for the analysis of a transistor amplifier circuit is presented in Table 6.1. Tables 6.2 and 6.3 present the small-signal models for the MOSFET and the BJT, respectively.
- When a resistance is connected in series with the source (or emitter), the T model is the most convenient to use.
- The three basic configurations of MOS and BJT amplifiers are presented in Fig. 6.33. Their characteristic parameter values are provided in Table 6.4 (for the MOS case) and in Table 6.5 (for the BJT case).
- The CS amplifier, which has (ideally) infinite input resistance and a reasonably high gain but a rather high output resistance and a limited high-frequency response (more on the latter point in Chapter 9), is used to obtain most of the gain in a cascade amplifier. Similar remarks apply to the CE amplifier, except that it has a relatively low input resistance ($r_{\pi} = \beta/g_m$) arising from the finite base current of the BJT (finite β). Its voltage gain, however, can be larger than that of the CS amplifier because of the higher values of g_m obtained with BJTs.
- Adding a resistance R_s in the source of a CS amplifier (a resistance R_e in the emitter of a CE amplifier) can lead to beneficial effects including the following: raising the input resistance of the CE amplifier, increasing linearity, and extending the useful amplifier bandwidth, at the expense of reducing the gain, all by a factor equal to $(1 + g_m R_s) [(1 + g_m R_e)$ for the BJT case].

- The CG (CB) amplifier has a low input resistance and thus, used alone, it has limited and specialized applications. However, its excellent high-frequency response makes it attractive in combination with the CS (CE) amplifier (Chapters 7 and 9).
- The source follower has (ideally) infinite input resistance, a voltage gain lower than but close to unity, and a low output resistance. It is employed as a voltage buffer and as the output stage of a multistage amplifier. Similar remarks apply to the emitter follower except that its input resistance, though large, is finite. Specifically, the emitter follower multiplies the total resistance in the emitter by $(\beta + 1)$ before presenting it to the signal source.
- The resistance-reflection rule is a powerful tool in the analysis of BJT amplifier circuits: All resistances in the emitter circuit including the emitter resistance r_e can be reflected to the base side by multiplying them by $(\beta + 1)$. Conversely, we can reflect all resistances in the base circuit to the emitter side by dividing them by $(\beta + 1)$.
- In the analysis and design of discrete-circuit amplifiers, it is rarely necessary to take the transistor output resistance r_o into account. In some situations, however, r_o can be easily taken into account; specifically in the CS (CE) amplifier and in the source (emitter) follower. In IC amplifiers, r_o must always be taken into account.
- A key step in the design of transistor amplifiers is to bias the transistor to operate at an appropriate point in the active region. A good bias design ensures that the parameters of the operating point $(I_D, V_{OV}, \text{ and } V_{DS})$ for the MOSFET; I_C and V_{CE} for the BJT) are predictable and stable and do not vary by large amounts when the transistor is replaced by another of the same type. The bias methods studied in this chapter are suited for discrete-circuit amplifiers only because they utilize large coupling and bypass capacitors.
- Discrete-circuit amplifiers predominantly employ BJTs. The opposite is true for IC amplifiers, where the device of choice is the MOSFET.

Computer Simulation Problems

SIM Problems identified by the Multisim/PSpice icon are intended to demonstrate the value of using SPICE simulation to verify hand analysis and design, and to investigate important issues such as allowable signal swing and amplifier nonlinear distortion. Instructions to assist in setting up PSpice and Multisim simulations for all the indicated problems can be found in the corresponding files on the website. Note that if a particular parameter value is not specified in the problem statement, you are to make a reasonable assumption.

Section 6.1: Basic Principles

6.1 For the MOS amplifier of Fig. 6.2(a) with $V_{DD} = 5$ V, $V_t = 0.5$ V, $k_n = 10$ mA/V², and $R_D = 20$ kΩ, determine the coordinates of the active-region segment (AB) of the VTC (Fig. 6.2b).

D 6.2 For the MOS amplifier of Fig. 6.2(a) with $V_{DD} = 5$ V and $k_n = 5$ mA/V², it is required to have the end point of the VTC, point B, at $V_{DS} = 0.5$ V. What value of R_D is required? If the transistor is replaced with another having twice the value of the transconductance parameter k_n , what new value of R_D is needed?

D 6.3 It is required to bias the MOS amplifier of Fig. 6.3 at point Q for which $V_{OV} = 0.2$ V and $V_{DS} = 1$ V. Find the required value of R_D when $V_{DD} = 5$ V, $V_t = 0.5$ V, and $k_n = 10$ mA/V². Also specify the coordinates of the VTC end point B. What is the small-signal voltage gain of this amplifier? Assuming linear operation, what is the maximum allowable negative signal swing at the output? What is the corresponding peak input signal?

6.4 The MOS amplifier of Fig. 6.4(a), when operated with $V_{DD} = 2$ V, is found to have a maximum small-signal voltage gain magnitude of 14 V/V. Find V_{OV} and V_{DS} for bias point Q at which a voltage gain of -12 V/V is obtained.

6.5 Various measurements are made on an NMOS amplifier for which the drain resistor R_D is 20 k Ω . First, dc measurements show the voltage across the drain resistor, V_{RD} , to be 1.5 V and the gate-to-source bias voltage to be 0.7 V. Then, ac measurements with small signals show the voltage gain to be -10 V/V. What is the value of V_t for this

transistor? If the process transconductance parameter k'_n is 200 μ A/V², what is the MOSFET's *W/L*?

6.6 Consider the amplifier of Fig. 6.4(a) for the case $V_{DD} = 5 \text{ V}$, $R_D = 24 \text{ k}\Omega$, $k'_n(W/L) = 1 \text{ mA/V}^2$, and $V_t = 1 \text{ V}$.

- (a) Find the coordinates of the two end points of the saturation-region segment of the amplifier transfer characteristic, that is, points A and B on the sketch of Fig. 6.4(b).
- (b) If the amplifier is biased to operate with an overdrive voltage V_{OV} of 0.5 V, find the coordinates of the bias point Q on the transfer characteristic. Also, find the value of I_D and of the incremental gain A_v at the bias point.
- (c) For the situation in (b), and disregarding the distortion caused by the MOSFET's square-law characteristic, what is the largest amplitude of a sine-wave voltage signal that can be applied at the input while the transistor remains in saturation? What is the amplitude of the output voltage signal that results? What gain value does the combination of these amplitudes imply? By what percentage is this gain value different from the incremental gain value calculated above? Why is there a difference?

***6.7** The expression for the incremental voltage gain A_v given in Eq. (6.16) can be written in as

$$A_v = -\frac{2\left(V_{DD} - V_{DS}\right)}{V_{OV}}$$

where V_{DS} is the bias voltage at the drain. This expression indicates that for given values of V_{DD} and V_{OV} , the gain magnitude can be increased by biasing the transistor at a lower V_{DS} . This, however, reduces the allowable output signal swing in the negative direction. Assuming linear operation around the bias point, show that the largest possible negative output signal peak \hat{v}_o that is achievable while the transistor remains saturated is

$$\hat{v}_o = \left(V_{DS} - V_{OV}\right) / \left(1 + \frac{1}{|A_v|}\right)$$

For $V_{DD} = 5$ V and $V_{OV} = 0.5$ V, provide a table of values for A_v , \hat{v}_o , and the corresponding \hat{v}_i for $V_{DS} = 1$ V, 1.5 V, 2 V, and 2.5 V. If $k'_n(W/L) = 1$ mA/V², find I_D and R_D for the design for which $V_{DS} = 1$ V.

SIM = Multisim/PSpice; * = difficult problem; ** = more difficult; *** = very challenging; D = design problem

D *6.8 Design the MOS amplifier of Fig. 6.4(a) to obtain maximum gain while allowing for an output voltage swing of at least ± 0.5 V. Let $V_{DD} = 5$ V, and utilize an overdrive voltage of approximately 0.2 V.

- (a) Specify V_{DS} at the bias point.
- (b) What is the gain achieved? What is the signal amplitude \hat{v}_{gs} that results in the 0.5-V signal amplitude at the output?
- (c) If the dc bias current in the drain is to be 100 μ A, what value of R_p is needed?
- (d) If $k'_n = 200 \,\mu \text{A/V}^2$, what *W/L* ratio is required for the MOSFET?

***6.9** Figure P6.9 shows an amplifier in which the load resistor R_D has been replaced with another NMOS transistor Q_2 connected as a two-terminal device. Note that because v_{DG} of Q_2 is zero, it will be operating in saturation at all times, even when $v_I = 0$ and $i_{D2} = i_{D1} = 0$. Note also that the two transistors conduct equal drain currents. Using $i_{D1} = i_{D2}$, show that for the range of v_I over which Q_1 is operating in saturation, that is, for

$$V_{t1} \le v_I \le v_O + V_{t1}$$

the output voltage will be given by

$$v_{O} = V_{DD} - V_{t} + \sqrt{\frac{(W/L)_{1}}{(W/L)_{2}}} V_{t} - \sqrt{\frac{(W/L)_{1}}{(W/L)_{2}}} v_{t}$$

where we have assumed $V_{t1} = V_{t2} = V_t$. Thus the circuit functions as a linear amplifier, even for large input signals. For $(W/L)_1 = (50 \,\mu\text{m}/0.5 \,\mu\text{m})$ and $(W/L)_2 = (5 \,\mu\text{m}/0.5 \,\mu\text{m})$, find the voltage gain.




Figure P6.9

6.10 A BJT amplifier circuit such as that in Fig. 6.6 is operated with $V_{CC} = +5$ V and is biased at $V_{CE} = +1$ V. Find the voltage gain, the maximum allowed output negative swing without the transistor entering saturation, and the corresponding maximum input signal permitted.

6.11 For the amplifier circuit in Fig. 6.6 with $V_{CC} = +5$ V and $R_C = 1$ k Ω , find V_{CE} and the voltage gain at the following dc collector bias currents: 0.5 mA, 1 mA, 2.5 mA, 4 mA, and 4.5 mA. For each, give the maximum possible positive- and negative-output signal swing as determined by the need to keep the transistor in the active region. Present your results in a table.

D 6.12 Consider the CE amplifier circuit of Fig. 6.6 when operated with a dc supply $V_{CC} = +5$ V. It is required to find the point at which the transistor should be biased; that is, find the value of V_{CE} so that the output sine-wave signal v_{ce} resulting from an input sine-wave signal v_{be} of 5-mV peak amplitude has the maximum possible magnitude. What is the peak amplitude of the output sine wave and the value of the gain obtained? Assume linear operation around the bias point. (*Hint:* To obtain the maximum possible output amplitude for a given input, you need to bias the transistor as close to the edge of saturation as possible without entering saturation at any time, that is, without v_{CE} decreasing below 0.3 V.)

6.13 The transistor in the circuit of Fig. P6.13 is biased at a dc collector current of 0.3 mA. What is the voltage gain? (*Hint:* Use Thévenin's theorem to convert the circuit to the form in Fig. 6.6.)




Figure P6.13


D *6.14 A BJT amplifier such as that in Fig. 6.6 is to be designed to support relatively undistorted sine-wave output signals of peak amplitudes P volt without the BJT entering saturation or cutoff and to have the largest possible voltage gain, denoted A_v V/V. Show that the minimum supply voltage V_{CC} needed is given by

$$V_{CC} = V_{CEsat} + P + \left| A_v \right| V_T$$

Also, find V_{CC} , specified to the nearest 0.5 V, for the following situations:

(a) $A_v = -20 \text{ V/V}, P = 0.2 \text{ V}$ (b) $A_v = -50 \text{ V/V}, P = 0.5 \text{ V}$ (c) $A_v = -100 \text{ V/V}, P = 0.5 \text{ V}$ (d) $A_v = -100 \text{ V/V}, P = 1.0 \text{ V}$ (e) $A_v = -200 \text{ V/V}, P = 1.0 \text{ V}$ (f) $A_v = -500 \text{ V/V}, P = 1.0 \text{ V}$ (g) $A_v = -500 \text{ V/V}, P = 2.0 \text{ V}$

6.15 Sketch and label the voltage-transfer characteristics of the *pnp* amplifiers shown in Fig. P6.15.





***6.16** In deriving the expression for small-signal voltage gain A_v in Eq. (6.21) we neglected the Early effect. Derive this expression including the Early effect by substituting

$$i_C = I_S e^{v_{BE}/V_T} \left(1 + \frac{v_{CE}}{V_A} \right)$$

in Eq. (6.4) and including the factor $(1 + V_{CE}/V_A)$ in Eq. (6.11). Show that the gain expression changes to

$$A_{v} = \frac{-I_{c}R_{c}/V_{T}}{\left[1 + \frac{I_{c}R_{c}}{V_{A} + V_{cE}}\right]} = -\frac{\left(V_{cc} - V_{cE}\right)/V_{T}}{\left[1 + \frac{V_{cc} - V_{cE}}{V_{A} + V_{cE}}\right]}$$

For the case $V_{CC} = 5$ V and $V_{CE} = 3$ V, what is the gain without and with the Early effect taken into account? Let $V_A = 100$ V.

***6.17** Consider the amplifier circuit of Fig. 6.6 when operated with a supply voltage $V_{CC} = +3$ V.

- (a) What is the theoretical maximum voltage gain that this amplifier can provide?
- (b) What value of V_{CE} must this amplifier be biased at to provide a voltage gain of -60 V/V?
- (c) If the dc collector current I_c at the bias point in (b) is to be 0.5 mA, what value of R_c should be used?
- (d) What is the value of V_{BE} required to provide the bias point mentioned above? Assume that the BJT has $I_S = 10^{-15}$ A.
- (e) If a sine-wave signal v_{be} having a 5-mV peak amplitude is superimposed on V_{BE} , find the corresponding output voltage signal v_{ce} that will be superimposed on V_{CE} assuming linear operation around the bias point.
- (f) Characterize the signal current i_c that will be superimposed on the dc bias current I_c .
- (g) What is the value of the dc base current I_B at the bias point? Assume $\beta = 100$. Characterize the signal current i_b that will be superimposed on the base current I_B .
- (h) Dividing the amplitude of v_{be} by the amplitude of i_b , evaluate the incremental (or small-signal) input resistance of the amplifier.
- (i) Sketch and clearly label correlated graphs for v_{BE}, v_{CE}, i_C, and i_B versus time. Note that each graph consists of a dc or average value and a superimposed sine wave. Be careful of the phase relationships of the sine waves.

6.18 The essence of transistor operation is that a change in v_{BE} , Δv_{BE} , produces a change in i_C , Δi_C . By keeping Δv_{BE} small, Δi_C is approximately linearly related to Δv_{BE} , $\Delta i_C = g_m \Delta v_{BE}$, where g_m is known as the transistor transconductance. By passing Δi_C through R_C , an output voltage signal Δv_O is obtained. Use the expression for the small-signal voltage gain in Eq. (6.20) to derive an expression for g_m . Find the value of g_m for a transistor biased at $I_C = 0.5$ mA.

6.19 The purpose of this problem is to illustrate the application of graphical analysis to the circuit shown in Fig. P6.19. Sketch $i_c - v_{CE}$ characteristic curves for the BJT for $i_B = 10 \ \mu\text{A}$, 20 μA , 30 μA , and 40 μA . Assume the lines to be horizontal (i.e., neglect the Early effect), and

let $\beta = 100$. For $V_{CC} = 5$ V and $R_C = 1$ k Ω , sketch the load line. What peak-to-peak collector voltage swing will result for i_B varying over the range 10 μ A to 40 μ A? If the BJT is biased at $V_{CE} = \frac{1}{2}V_{CC}$, find the value of I_C and I_B . If at this current $V_{BE} = 0.7$ V and if $R_B = 100$ k Ω , find the required value of V_{BB} .




Figure P6.19

***6.20** Sketch the $i_C - v_{CE}$ characteristics of an *npn* transistor having $\beta = 100$ and $V_A = 100$ V. Sketch characteristic curves for $i_B = 20 \mu$ A, 50 μ A, 80 μ A, and 100 μ A. For the purpose of this sketch, assume that $i_C = \beta i_B$ at $v_{CE} = 0$. Also, sketch the load line obtained for $V_{CC} = 10$ V and $R_C = 1 \text{ k}\Omega$. If the dc bias current into the base is 50 μ A, write the equation for the corresponding $i_C - v_{CE}$ curve. Also, write the equation for the load line, and solve the two equations to obtain V_{CE} and I_C . If the input signal causes a sinusoidal signal of 30- μ A peak amplitude to be superimposed on I_B , find the corresponding signal components of i_C and v_{CE} .

Section 6.2: Small-Signal Operation and Models

***6.21** This problem investigates the nonlinear distortion introduced by a MOSFET amplifier. Let the signal v_{gs} be a sine wave with amplitude V_{gs} , and substitute $v_{gs} = V_{gs} \sin \omega t$ in Eq. (6.28). Using the trigonometric identity $\sin^2 \theta = \frac{1}{2} - \frac{1}{2} \cos 2\theta$, show that the ratio of the signal at frequency 2ω to that at frequency ω , expressed as a percentage (known as the second-harmonic distortion) is

Second-harmonic distortion =
$$\frac{1}{4} \frac{V_{gs}}{V_{OV}} \times 100$$

If in a particular application V_{gs} is 10 mV, find the minimum overdrive voltage at which the transistor should be operated so that the second-harmonic distortion is kept to less than 1%. **6.22** Consider an NMOS transistor having $k_n = 10 \text{ mA/V}^2$. Let the transistor be biased at $V_{OV} = 0.2 \text{ V}$. For operation in saturation, what dc bias current I_D results? If a 0.02-V signal is superimposed on V_{GS} , find the corresponding increment in collector current by evaluating the total collector current i_D and subtracting the dc bias current I_D . Repeat for a -0.02-V signal. Use these results to estimate g_m of the FET at this bias point. Compare with the value of g_m obtained using Eq. (6.33).

6.23 Consider the FET amplifier of Fig. 6.10 for the case $V_t = 0.4 \text{ V}, k_n = 5 \text{ mA/V}^2, V_{GS} = 0.6 \text{ V}, V_{DD} = 1.8 \text{ V}, \text{ and } R_D = 10 \text{ k}\Omega.$

- (a) Find the dc quantities I_D and V_{DS} .
- (b) Calculate the value of g_m at the bias point.
- (c) Calculate the value of the voltage gain.
- (d) If the MOSFET has $\lambda = 0.1 \text{ V}^{-1}$, find r_o at the bias point and calculate the voltage gain.

D *6.24 An NMOS amplifier is to be designed to provide a 0.20-V peak output signal across a 20-k Ω load that can be used as a drain resistor. If a gain of at least 10 V/V is needed, what g_m is required? Using a dc supply of 1.8 V, what values of I_D and V_{OV} would you choose? What W/L ratio is required if $\mu_n C_{ox} = 200 \,\mu \text{A/V}^2$? If $V_t = 0.4 \text{ V}$, find V_{CS} .

D *6.25 In this problem we investigate an optimum design of the CS amplifier circuit of Fig. 6.10. First, use the voltage gain expression $A_v = -g_m R_D$ together with Eq. (6.42) for g_m to show that

$$A_{v} = -\frac{2I_{D}R_{D}}{V_{OV}} = -\frac{2(V_{DD} - V_{DS})}{V_{OV}}$$

Next, let the maximum positive input signal be \hat{v}_i . To keep the second-harmonic distortion to an acceptable level, we bias the MOSFET to operate at an overdrive voltage $V_{OV} \gg \hat{v}_i$. Let $V_{OV} = m\hat{v}_i$. Now, to maximize the voltage gain $|A_v|$, we design for the lowest possible V_{DS} . Show that the minimum V_{DS} that is consistent with allowing a negative signal voltage swing at the drain of $|A_v|$ \hat{v}_i while maintaining saturation-mode operation is given by

$$V_{DS} = \frac{V_{OV} + \hat{v}_i + 2V_{DD}(\hat{v}_i/V_{OV})}{1 + 2(\hat{v}_i/V_{OV})}$$


SIM = Multisim/PSpice; * = difficult problem; ** = more difficult; *** = very challenging; D = design problem

١				ltages (\	/)	Dimens	ions (μm)			
Case	Туре	<i>I_D</i> (mA)	$ V_{GS} $	$ V_t $	V _{ov}	W	L	W/L	k' (W/L)	<i>g_m</i> (mA/V)
а	N	1	3	2			1			
b	Ν	1		0.7	0.5	50				
с	Ν	10			2		1			
d	Ν	0.5			0.5					
e	Ν	0.1				10	2			
f	Ν		1.8	0.8		40	4			
g	Р	0.5						25		
h	Р		3	1					0.5	
i	Р	10				4000	2			
j	Р	10			4					
k	Р				1	30	3			
1	Р				5				0.08	

Now, find V_{OV} , V_{DS} , A_v , and \hat{v}_o for the case $V_{DD} = 2.5$ V, $\hat{v}_i = 20$ mV, and m = 15. If it is desired to operate this transistor at $I_D = 200 \mu$ A, find the values of R_D and W/L, assuming that for this process technology $k'_n = 100 \mu$ A/V².

6.26 In the table above, for MOS transistors operating under a variety of conditions, complete as many entries as possible. Although some data is not available, it is always possible to calculate g_m using one of Eqs. (6.40), (6.41), or (6.42). Assume $\mu_n = 500 \text{ cm}^2/\text{V} \cdot \text{s}$, $\mu_p = 250 \text{ cm}^2/\text{V} \cdot \text{s}$, and $C_{ox} = 0.4 \text{ fF}/\mu\text{m}^2$.

6.27 For the NMOS amplifier in Fig. P6.27, replace the transistor with its T equivalent circuit, assuming $\lambda = 0$. Derive expressions for the voltage gains v_s/v_i and v_d/v_i .





514 6.28 In the circuit of Fig. P6.28, the NMOS transistor has $|V_t| = 0.5$ V and $V_A = 50$ V and operates with $V_D = 1$ V. What is the voltage gain v_o/v_i ? What do V_D and the gain become for *I* increased to 1 mA?




Figure P6.28

6.29 For a 0.18- μ m CMOS fabrication process: $V_{in} = 0.5 \text{ V}$, $V_{ip} = -0.5 \text{ V}$, $\mu_n C_{ox} = 400 \,\mu\text{A/V}^2$, $\mu_p C_{ox} = 100 \,\mu\text{A/V}^2$, $C_{ox} = 8.6 \,\text{fF}/\mu\text{m}^2$, V_A (*n*-channel devices) $= 5L \ (\mu\text{m})$, and $|V_A|$ (*p*-channel devices) $= 6L \ (\mu\text{m})$. Find the small-signal model parameters (g_m and r_o) for both an NMOS and a PMOS transistor having $W/L = 10 \,\mu\text{m}/0.5 \,\mu\text{m}$ and operating at $I_D = 100 \,\mu\text{A}$. Also, find the overdrive voltage at which each device must be operating.

***6.30** Figure P6.30 shows a discrete-circuit amplifier. The input signal v_{sig} is coupled to the gate through a very




Figure P6.30

large capacitor (shown as infinite). The transistor source is connected to ground at signal frequencies via a very large capacitor (shown as infinite). The output voltage signal that develops at the drain is coupled to a load resistance via a very large capacitor (shown as infinite). All capacitors behave as short circuits for signals and as open circuits for dc.

- (a) If the transistor has $V_t = 1$ V, and $k_n = 4$ mA/V², verify that the bias circuit establishes $V_{GS} = 1.5$ V, $I_D = 0.5$ mA, and $V_D = +7.0$ V. That is, assume these values, and verify that they are consistent with the values of the circuit components and the device parameters.
- (b) Find g_m and r_o if $V_A = 100$ V.
- (c) Draw a complete small-signal equivalent circuit for the amplifier, assuming all capacitors behave as short circuits at signal frequencies.
- (d) Find R_{in} , v_{gs}/v_{sig} , v_o/v_{gs} , and v_o/v_{sig} .

6.31 Consider a transistor biased to operate in the active mode at a dc collector current I_c . Calculate the collector signal current as a fraction of I_c (i.e., i_c/I_c) for input signals v_{be} of +1 mV, -1 mV, +2 mV, -2 mV, +5 mV, -5 mV, +8 mV, -8 mV, +10 mV, -10 mV, +12 mV, and -12 mV. In each case do the calculation two ways:

- (a) using the exponential characteristic, and
- (b) using the small-signal approximation.

Present your results in the form of a table that includes a column for the error introduced by the small-signal approximation. Comment on the range of validity of the small-signal approximation.

6.32 An *npn* BJT with grounded emitter is operated with $V_{BE} = 0.700$ V, at which the collector current is 0.5 mA. A 5-k Ω resistor connects the collector to a +5-V supply. What is the resulting collector voltage V_c ? Now, if a signal applied to the base raises v_{BE} to 705 mV, find the resulting total collector current i_c and total collector voltage v_c using the exponential $i_c - v_{BE}$ relationship. For this situation, what are v_{be} and v_c ? Calculate the voltage gain v_c/v_{be} . Compare with the value obtained using the small-signal approximation, that is, $-g_m R_c$.

6.33 A transistor with $\beta = 100$ is biased to operate at a dc collector current of 0.5 mA. Find the values of g_m , r_{π} , and r_e . Repeat for a bias current of 50 μ A.

D 6.34 A designer wishes to create a BJT amplifier with a g_m of 30 mA/V and a base input resistance of 3000 Ω or more. What collector-bias current should he choose? What is the minimum β he can tolerate for the transistor used?

6.35 A *pnp* BJT is biased to operate at $I_c = 1.0$ mA. What is the associated value of g_m ? If $\beta = 100$, what is the value of the small-signal resistance seen looking into the emitter (r_e) ? Into the base (r_π) ? If the collector is connected to a 5-k Ω load, with a signal of 5-mV peak applied between base and emitter, what output signal voltage results?

6.36 In the circuit of Fig. 6.20, V_{BE} is adjusted so that $V_C = 1$ V. If $V_{CC} = 3$ V, $R_C = 2$ k Ω , and a signal $v_{be} = 0.005$ sin ωt volts is applied, find expressions for the total instantaneous quantities $i_C(t)$, $v_C(t)$, and $i_B(t)$. The transistor has $\beta = 100$. What is the voltage gain?

D *6.37 We wish to design the amplifier circuit of Fig. 6.20 under the constraint that V_{CC} is fixed. Let the input signal $v_{be} = \hat{V}_{be} \sin \omega t$, where \hat{V}_{be} is the maximum value for acceptable linearity. For the design that results in the largest signal at the collector, without the BJT leaving the active region, show that

$$R_c I_c = \left(V_{cc} - 0.3 \right) / \left(1 + \frac{\hat{V}_{be}}{V_T} \right)$$

and find an expression for the voltage gain obtained. For $V_{CC} = 3 \text{ V}$ and $\hat{V}_{be} = 5 \text{ mV}$, find the dc voltage at the collector, the amplitude of the output voltage signal, and the voltage gain.

6.38 The table below summarizes some of the basic attributes of a number of BJTs of different types, operating as amplifiers under various conditions. Provide the missing entries. (*Note:* Isn't it remarkable how much two parameters can reveal?)

6.39 A BJT is biased to operate in the active mode at a dc collector current of 1 mA. It has a β of 100 and V_A of 100 V. Give the four small-signal models (Figs. 6.25 and 6.27) of the BJT complete with the values of their parameters.


6.40 Using the T model of Fig. 6.26(a), show that the input resistance between base and emitter, looking into the base, is equal to r_{π} .

6.41 Show that the collector current provided by the model of Fig. 6.26(b) is equal to that provided by the model in Fig. 6.26(a).

6.42 Show that the hybrid- π model of Fig. 6.24(b) is the incremental version of the large-signal model of Fig. 4.5(d).

6.43 Show that the T model of Fig. 6.26(b) is the incremental version of the large-signal model of Fig. 4.5(b).

6.44 The transistor amplifier in Fig. P6.44 is biased with a current source *I* and has a very high β . Find the dc voltage at the collector, V_c . Also, find the value of r_e . Replace the transistor with the T model of Fig. 6.26(b) (note that the dc current source *I* should be replaced with an open circuit). Hence find the voltage gain v_c/v_i .





6.45 Figure P6.45 shows the circuit of an amplifier fed with a signal source v_{sig} with a source resistance R_{sig} . The bias circuitry is not shown. Replace the BJT with its hybrid- π equivalent circuit of Fig. 6.24(a). Find the input resistance $R_{in} \equiv v_{\pi}/i_b$, the voltage transmission from source to amplifier input, v_{π}/v_{sig} , and the voltage gain from base to collector, v_o/v_{π} .

Transistor	а	b	с	d	e	f	g
$ \begin{array}{c} \alpha \\ \beta \\ I_C \ (\mathrm{mA}) \\ I_E \ (\mathrm{mA}) \\ I_B \ (\mathrm{mA}) \\ g_m \ (\mathrm{mA/V}) \\ r_e \ (\Omega) \\ r_\pi \ (\Omega) \end{array} $	1.000	100 1.00	1.00 0.020	∞ 25	100 10.1 kΩ	0.90 5	1.10 700

Use these to show that the overall voltage gain $v_o/v_{\rm sig}$ is given by





Figure P6.45

6.46 For the conceptual circuit shown in Fig. 6.23, $R_c = 2 \text{ k}\Omega$, $g_m = 50 \text{ mA/V}$, and $\beta = 100$. If a peak-to-peak output voltage of 1 V is measured at the collector, what are the peak-to-peak values of v_{be} and i_b ?

6.47 Figure P6.47 shows a transistor with the collector connected to the base. The bias arrangement is not shown. Since a zero v_{BC} implies operation in the active mode, the BJT can be replaced by one of the small-signal models of Figs. 6.24 and 6.26. Use the model of Fig. 6.26(b) and show that the resulting two-terminal device, known as a diode-connected transistor, has a small-signal resistance r equal to r_e .





6.48 Figure P6.48 shows a particular configuration of BJT amplifiers known as "emitter follower." The bias

arrangement is not shown. Replace the BJT with its T equivalent-circuit model of Fig. 6.26(b). Show that

$$R_{\rm in} \equiv \frac{v_i}{i_b} = (\beta + 1) \left(r_e + R_e \right)$$
$$\frac{v_o}{v} = \frac{R_e}{R + r}$$




Figure P6.48

6.49 In the circuit shown in Fig. P6.49, the transistor has a β of 200. What is the dc voltage at the collector? Replacing the BJT with one of the hybrid- π models (neglecting r_o), draw the equivalent circuit of the amplifier. Find the input resistances R_{ib} and R_{in} and the overall voltage gain (v_o/v_{sig}) . For an output signal of ± 0.4 V, what values of v_{sig} and v_b are required?




Figure P6.49

6.50 For the circuit shown in Fig. P6.50, draw a complete small-signal equivalent circuit utilizing an appropriate T model for the BJT (use $\alpha = 0.99$). Your circuit should show the values of all components, including the model parameters. What is the input resistance R_{in} ? Calculate the overall voltage gain (v_o/v_{sig}) .




Figure P6.50


6.51 Consider the augmented hybrid- π model shown in Fig. 6.25(a). Disregarding how biasing is to be done, what is the largest possible voltage gain available for a signal source connected directly to the base and a very-high-resistance load? Calculate the value of the maximum possible gain for $V_A = 25$ V and $V_A = 125$ V.

D *6.52 Design an amplifier using the configuration of Fig. 6.30(a). The power supplies available are ± 5 V. The input signal source has a resistance of 50 Ω , and it is required that the amplifier input resistance match this value. (Note that $R_{in} = r_e || R_E \simeq r_e$.) The amplifier is to have the greatest possible voltage gain and the largest possible output signal but retain small-signal linear operation (i.e., the signal component across the base–emitter junction should be limited to no more than 10 mV). Find appropriate values for R_E and R_C . What is the value of voltage gain realized from signal source to output?

***6.53** The transistor in the circuit shown in Fig. P6.53 is biased to operate in the active mode. Assuming that β is very large, find the collector bias current I_c . Replace the transistor with the small-signal equivalent-circuit model of Fig. 6.26(b) (remember to replace the dc power supply with

a short circuit). Analyze the resulting amplifier equivalent circuit to show that

$$\frac{v_{o1}}{v_i} = \frac{R_E}{R_E + r_e}$$
$$\frac{v_{o2}}{v_i} = \frac{-\alpha R_C}{R_E + r_e}$$





Find the values of these voltage gains (for $\alpha \simeq 1$). Now, if the terminal labeled v_{o1} is connected to ground, what does the voltage gain v_{o2}/v_i become?

Section 6.3: Basic Configurations

6.54 An amplifier with an input resistance of $100 \text{ k}\Omega$, an open-circuit voltage gain of 100 V/V, and an output resistance of 100Ω is connected between a $20\text{-k}\Omega$ signal source and a $2\text{-k}\Omega$ load. Find the overall voltage gain G_v . Also find the current gain, defined as the ratio of the load current to the current drawn from the signal source.

D 6.55 Specify the parameters $R_{\rm in}$, A_{vo} , and R_o of an amplifier that is to be connected between a 100-k Ω source and a 2-k Ω load and is required to meet the following specifications:

- (a) No more than 5% of the signal strength is lost in the connection to the amplifier input;
- (b) If the load resistance changes from the nominal value of $2 k\Omega$ to a low value of $1 k\Omega$, the change in output voltage is limited to 5% of nominal value; and
- (c) The nominal overall voltage gain is 10 V/V.

6.56 Figure P6.56 shows an alternative equivalent-circuit representation of an amplifier. If this circuit is to be

Problems 441

equivalent to that in Fig. 6.34(b) show that $G_m = A_{vo}/R_o$. Also convince yourself that the transconductance G_m is defined as

$$G_m = \left. \frac{i_o}{v_i} \right|_{R_L = 0}$$

and hence is known as the short-circuit transconductance. Now, if the amplifier is fed with a signal source (v_{sig}, R_{sig}) and is connected to a load resistance R_L show that the gain of the amplifier proper A_v is given by $A_v = G_m(R_o || R_L)$ and the overall voltage gain G_v is given by

$$G_v = \frac{R_{\rm in}}{R_{\rm in} + R_{\rm sig}} G_m (R_o \parallel R_L)$$




Figure P6.56





Figure P6.57





6.57 An alternative equivalent circuit of an amplifier fed with a signal source (v_{sig} , R_{sig}) and connected to a load R_L is shown in Fig. P6.57. Here G_{vo} is the open-circuit overall voltage gain,

$$G_{vo} = \left. \frac{v_o}{v_{
m sig}} \right|_{R_L = \infty}$$

and R_{out} is the output resistance with v_{sig} set to zero. This is different than R_{o} . Show that

$$G_{vo} = \frac{R_i}{R_i + R_{\rm sig}} A_{vo}$$

where $R_i = R_{in} |_{R_L = \infty}$.

Also show that the overall voltage gain is

$$G_v = G_{vo} \frac{R_L}{R_L + R_{out}}$$

****6.58** Most practical amplifiers have internal feedback that make them non-unilateral. In such a case, R_{in} depends on R_L . To illustrate this point we show in Fig. P6.58 the equivalent circuit of an amplifier where a feedback resistance R_f models the internal feedback mechanism that is present in this amplifier. It is R_f that makes the amplifier non-unilateral. Show that

$$R_{in} = R_1 \| \left[\frac{R_f + (R_2 \| R_L)}{1 + g_m(R_2 \| R_L)} \right]$$
$$A_{vo} = -g_m R_2 \frac{1 - 1/(g_m R_f)}{1 + (R_2/R_f)}$$
$$R_o = R_2 \| R_f$$

Evaluate R_{in} , A_{vo} , and R_o for the case $R_1 = 100 \text{ k}\Omega$, $R_f = 1 \text{ M}\Omega$, $g_m = 100 \text{ mA/V}$, $R_2 = 100 \Omega$, and $R_L = 1 \text{ k}\Omega$. Which of the amplifier characteristic parameters is most affected by R_f (that is, relative to the case with $R_f = \infty$)? For $R_{sig} = 100 \text{ k}\Omega$ determine the overall voltage gain, G_v , with and without R_f present.

6.59 Calculate the overall voltage gain of a CS amplifier fed with a 1-M Ω source and connected to a 10-k Ω load. The MOSFET has $g_m = 2 \text{ mA/V}$, and a drain resistance $R_D = 10 \text{ k}\Omega$ is utilized.

6.60 A common-source amplifier utilizes a MOSFET operated at $V_{OV} = 0.25$ V. The amplifier feeds a load resistance $R_L = 15$ k Ω . The designer selects $R_D = 2R_L$. If it is required to realize an overall voltage gain G_v of -10 V/V what g_m is needed? Also specify the bias current I_D . If, to increase the output signal swing, R_D is reduced to $R_D = R_L$, what does G_v become?

6.61 A CS amplifier utilizes a MOSFET with $\mu_n C_{ox} = 400 \,\mu\text{A/V}^2$ and W/L = 10. It is biased at $I_D = 320 \,\mu\text{A}$ and uses $R_D = 10 \,\text{k}\Omega$. Find R_{in} , A_{vo} , and R_o . Also, if a load resistance of $10 \,\text{k}\Omega$ is connected to the output, what overall voltage gain G_v is realized? Now, if a 0.2-V peak sine-wave signal is required at the output, what must the peak amplitude of v_{sig} be?

6.62 Two identical CS amplifiers are connected in cascade. The first stage is fed with a source v_{sig} having a resistance $R_{sig} = 200 \text{ k}\Omega$. A load resistance $R_L = 10 \text{ k}\Omega$ is connected to the drain of the second stage. Each MOSFET is biased at $I_D = 0.3$ mA and operates with $V_{OV} = 0.2$ V. Each stage utilizes a drain resistance $R_D = 10 \text{ k}\Omega$.

(a) Sketch the equivalent circuit of the two-stage amplifier.(b) Calculate the overall voltage gain *G_v*.

6.63 A CE amplifier utilizes a BJT with $\beta = 100$ biased at $I_c = 0.5$ mA; it has a collector resistance $R_c = 10$ k Ω . Find

 $R_{\rm in}$, R_o , and A_{vo} . If the amplifier is fed with a signal source having a resistance of 10 k Ω , and a load resistance $R_L = 10$ k Ω is connected to the output terminal, find the resulting A_v and G_v . If the peak voltage of the sine wave appearing between base and emitter is to be limited to 5 mV, what $\hat{v}_{\rm sig}$ is allowed, and what output voltage signal appears across the load?

D *6.64 In this problem we investigate the effect of the inevitable variability of β on the realized gain of the CE amplifier. For this purpose, use the overall gain expression in Eq. (6.114).

$$\left|G_{v}\right| = \frac{R_{L}'}{\left(R_{\rm sig}/\beta\right) + \left(1/g_{m}\right)}$$

where $R_L' = R_L \parallel R_C$.

Consider the case $R'_L = 10 \text{ k}\Omega$ and $R_{\text{sig}} = 10 \text{ k}\Omega$, and let the BJT be biased at $I_C = 1$ mA. The BJT has a nominal β of 100.

- (a) What is the nominal value of $|G_v|$?
- (b) If β can be anywhere between 50 and 150, what is the corresponding range of |G_v|?
- (c) If in a particular design, it is required to maintain $|G_v|$ within $\pm 20\%$ of its nominal value, what is the maximum allowable range of β ?
- (d) If it is not possible to restrict β to the range found in (c), and the designer has to contend with β in the range 50 to 150, what value of bias current I_c would result in |G_v| falling in a range of ±20% of a new nominal value? What is the nominal value of |G_v| in this case?

6.65 Two identical CE amplifiers are connected in cascade. The first stage is fed with a source v_{sig} having a resistance $R_{sig} = 10 \text{ k}\Omega$. A load resistance $R_L = 10 \text{ k}\Omega$ is connected to the collector of the second stage. Each BJT is biased at $I_C = 0.25$ mA and has $\beta = 100$. Each stage utilizes a collector resistance $R_C = 10 \text{ k}\Omega$.

- (a) Sketch the equivalent circuit of the two-stage amplifier.
- (b) Find the overall voltage gain, v_{o2}/v_{sig} .

6.66 A MOSFET connected in the CS configuration has a transconductance $g_m = 5$ mA/V. When a resistance R_s is connected in the source lead, the effective transconductance is reduced to 2 mA/V. What do you estimate the value of R_s to be?

6.67 The overall voltage gain of a CS amplifier with a resistance $R_s = 0.5 \text{ k}\Omega$ in the source lead was measured and

SIM = Multisim/PSpice; * = difficult problem; ** = more difficult; *** = very challenging; D = design problem

Problems 443

found to be -10 V/V. When R_s was shorted, but the circuit operation remained linear, the gain doubled. What must g_m be? What value of R_s is needed to obtain an overall voltage gain of -16 V/V?

6.68 A CE amplifier utilizes a BJT with $\beta = 100$ biased at $I_c = 0.5$ mA and has a collector resistance $R_c = 12$ k Ω and a resistance $R_e = 250 \Omega$ connected in the emitter. Find R_{in} , A_{vo} , and R_o . If the amplifier is fed with a signal source having a resistance of 10 k Ω , and a load resistance $R_L = 12$ k Ω is connected to the output terminal, find the resulting A_v and G_v . If the peak voltage of the sine wave appearing between base and emitter is to be limited to 5 mV, what \hat{v}_{sig} is allowed, and what output voltage signal appears across the load?

D 6.69 Design a CE amplifier with a resistance R_e in the emitter to meet the following specifications:

- (i) Input resistance $R_{in} = 15 \text{ k}\Omega$.
- (ii) When fed from a signal source with a peak amplitude of 0.15 V and a source resistance of 30 k Ω , the peak amplitude of v_{π} is 5 mV.

Specify R_e and the bias current I_c . The BJT has $\beta = 74$. If the total resistance in the collector is 6 k Ω , find the overall voltage gain G_v and the peak amplitude of the output signal v_o .

SIM D 6.70 Inclusion of an emitter resistance R_e reduces the variability of the gain G_v due to the inevitable wide variance in the value of β . Consider a CE amplifier operating between a signal source with $R_{sig} = 10 \text{ k}\Omega$ and a total collector resistance $R_C || R_L$ of 10 k Ω . The BJT is biased at $I_C = 1$ mA and its β is specified to be nominally 100 but can lie in the range of 50 to 150. First determine the nominal value and the range of $|G_v|$ without resistance R_e . Then select a value for R_e that will ensure that $|G_v|$ be within $\pm 20\%$ of its new nominal value. Specify the value of R_e , the new nominal value of $|G_v|$, and the expected range of $|G_v|$.

6.71 A CG amplifier using an NMOS transistor for which $g_m = 2 \text{ mA/V}$ has a 5-k Ω drain resistance R_D and a 5-k Ω load resistance R_L . The amplifier is driven by a voltage source having a 750- Ω resistance. What is the input resistance of the amplifier? What is the overall voltage gain G_v ? By what factor must the bias current I_D of the MOSFET be changed so that R_{in} matches R_{sig} ?

6.72 For the circuit in Fig. P6.72, let $R_{sig} \gg r_e$ and $\alpha \simeq 1$. Find v_o .




Figure P6.72

D 6.73 A CB amplifier is operating with $R_L = 10 \text{ k}\Omega$, $R_C = 10 \text{ k}\Omega$, and $R_{\text{sig}} = 50 \Omega$. At what current I_C should the transistor be biased for the input resistance R_{in} to equal that of the signal source? What is the resulting overall voltage gain? Assume $\alpha \simeq 1$.

6.74 A CB amplifier is biased at $I_E = 0.2$ mA with $R_C = R_L = 10 \text{ k}\Omega$ and is driven by a signal source with $R_{\text{sig}} = 0.5 \text{ k}\Omega$. Find the overall voltage gain G_v . If the maximum signal amplitude of the voltage between base and emitter is limited to 10 mV, what are the corresponding amplitudes of v_{sig} and v_o ? Assume $\alpha \simeq 1$.

D 6.75 A source follower is required to deliver a 0.5-V peak sinusoid to a 2-k Ω load. If the peak amplitude of v_{gs} is to be limited to 50 mV, and the MOSFET transconductance parameter k_n is 5 mA/V², what is the lowest value of I_D at which the MOSFET can be biased? At this bias current, what are the maximum and minimum currents that the MOSFET will be conducting (at the positive and negative peaks of the output sine wave)? What must the peak amplitude of v_{sig} be?

6.76 A source follower is required to connect a high-resistance source to a load whose resistance is nominally $2 \text{ k}\Omega$ but can be as low as $1.5 \text{ k}\Omega$ and as high as $5 \text{ k}\Omega$. What is the maximum output resistance that the source follower must have if the output voltage is to remain within $\pm 10\%$ of nominal value? If the MOSFET has $k_n = 2.5 \text{ mA/V}^2$, at what current I_D must it be biased? At what overdrive voltage is the MOSFET operating?

D 6.77 An emitter follower is required to deliver a 0.5-V peak sinusoid to a 2-k Ω load. If the peak amplitude of v_{be}

is to be limited to 5 mV, what is the lowest value of I_E at which the BJT can be biased? At this bias current, what are the maximum and minimum currents that the BJT will be conducting (at the positive and negative peaks of the output sine wave)? If the resistance of the signal source is 200 k Ω , what value of G_v is obtained? Thus determine the required amplitude of v_{sig} . Assume $\beta = 100$.


6.78 An emitter follower with a BJT biased at $I_c = 2$ mA and having $\beta = 100$ is connected between a source with $R_{sig} = 10 \text{ k}\Omega$ and a load $R_L = 0.5 \text{ k}\Omega$.

- (a) Find R_{in} , v_b/v_{sig} , and v_o/v_{sig} .
- (b) If the signal amplitude across the base–emitter junction is to be limited to 10 mV, what is the corresponding amplitude of v_{sig} and v_o?
- (c) Find the open-circuit voltage gain G_{vo} and the output resistance R_{out} . Use these values first to verify the value of G_v obtained in (a), then to find the value of G_v obtained with R_t reduced to 250 Ω .

6.79 An emitter follower, when driven from a 5-k Ω source, was found to have an output resistance R_{out} of 150 Ω . The output resistance increased to 250 Ω when the source resistance was increased to 10 k Ω . Find the overall voltage gain when the follower is driven by a 10-k Ω source and loaded by a 1-k Ω resistor.

6.80 For the general amplifier circuit shown in Fig. P6.80 neglect the Early effect.

- (a) Find expressions for v_c/v_{sig} and v_e/v_{sig} .
- (b) If v_{sig} is disconnected from node X, node X is grounded, and node Y is disconnected from ground and connected to v_{sig}, find the new expression for v_c/v_{sig}.



6.81 When the Early effect is neglected, the overall voltage gain of a CE amplifier with a collector resistance $R_c = 10 \text{ k}\Omega$ is calculated to be -100 V/V. If the BJT is biased at $I_c = 1 \text{ mA}$ and the Early voltage is 100 V, provide a better estimate of the voltage gain G_v .

D 6.82 In this problem, we investigate the effect of changing the bias current I_c on the overall voltage gain G_v of a CE amplifier. Consider the situation of a CE amplifier operating with a signal source having $R_{sig} = 10 \text{ k}\Omega$ and having $R_c ||R_L = 10 \text{ k}\Omega$. The BJT is specified to have $\beta = 100$ and $V_A = 25$ V. Use Eq. (6.114) (with r_o included in parallel with R_c and R_L in the numerator) to find $|G_v|$ at $I_c = 0.1$ mA, 0.2 mA, 0.5 mA, 1.0 mA, and 1.25 mA. Observe the effect of r_o on limiting $|G_v| = 50$ V/V.

***6.83** Show that when r_o is taken into account, the voltage gain of the source follower becomes

$$G_{v} \equiv \frac{v_{o}}{v_{\text{sig}}} = \frac{R_{L} \| r_{o}}{\left(R_{L} \| r_{o}\right) + \frac{1}{g_{w}}}$$

Now, with R_L removed, the voltage gain is carefully measured and found to be 0.98. Then, when R_L is connected and its value is varied, it is found that the gain is halved at $R_L = 500 \Omega$. If the amplifier remained linear throughout this measurement, what must the values of g_m and r_o be?

Section 6.4: Biasing

D 6.84 Consider the classical biasing scheme shown in Fig. 6.48(c), using a 9-V supply. For the MOSFET, $V_t = 1$ V, $\lambda = 0$, and $k_n = 2$ mA/V². Arrange that the drain current is 1 mA, with about one-third of the supply voltage across each of R_s and R_D . Use 22 M Ω for the larger of R_{G1} and R_{G2} . What are the values of R_{G1} , R_{G2} , R_s , and R_D that you have chosen? Specify them to two significant digits. For your design, how far is the drain voltage from the edge of saturation?

D 6.85 Using the circuit topology displayed in Fig. 6.48(e), arrange to bias the NMOS transistor at $I_D = 0.5$ mA with V_D midway between cutoff and the beginning of triode operation. The available supplies are ± 5 V. For the NMOS transistor, $V_t = 1.0$ V, $\lambda = 0$, and $k_n = 1$ mA/V². Use a gate-bias resistor of 10 M Ω . Specify R_S and R_D to two significant digits.

6.86 An NMOS transistor is connected in the bias circuit of Fig. 6.48(c), with $V_G = 5$ V and $R_S = 3$ k Ω . The transistor

has $V_t = 1$ V and $k_n = 2$ mA/V². What bias current results? If a transistor for which k_n is 50% higher is used, what is the resulting percentage increase in I_D ?


D 6.87 Design the circuit of Fig. 6.48(e) for a MOSFET having $V_t = 1$ V and $k_n = 4$ mA/V². Let $V_{DD} = V_{SS} = 5$ V. Design for a dc bias current of 0.5 mA and for the largest possible voltage gain (and thus the largest possible $R_{\rm p}$) consistent with allowing a 2-V peak-to-peak voltage swing at the drain. Assume that the signal voltage on the source terminal of the FET is zero.

5IM 6.88 The bias circuit of Fig. 6.48(c) is used in a design with $V_G = 5$ V and $R_S = 2$ k Ω . For a MOSFET with $k_n = 2 \text{ mA/V}^2$, the source voltage was measured and found to be 2 V. What must V_t be for this device? If a device for which V_t is 0.5 V less is used, what does V_s become? What bias current results?

SIM D 6.89 Design the circuit in Fig. P6.89 so that the transistor operates in saturation with V_D biased 1 V from the edge of the triode region, with $I_D = 1$ mA and $V_D = 3$ V, for each of the following two devices (use a 10- μ A current in the voltage divider):

- (a) $|V_t| = 1$ V and $k'_p W/L = 0.5$ mA/V² (b) $|V_t| = 2$ V and $k'_p W/L = 1.25$ mA/V²

For each case, specify the values of V_G , V_D , V_S , R_1 , R_2 , R_s , and R_D .





D **6.90 A very useful way to characterize the stability of the bias current I_D is to evaluate the sensitivity of I_D relative

to a particular transistor parameter whose variability might be large. The sensitivity of I_D relative to the MOSFET parameter $K \equiv \frac{1}{2}k'(W/L)$ is defined as

$$S_{K}^{I_{D}} \equiv \frac{\partial I_{D}/I_{D}}{\partial K/K} = \frac{\partial I_{D}}{\partial K} \frac{K}{I_{D}}$$

and its value, when multiplied by the variability (or tolerance) of K, provides the corresponding expected variability of I_D ,

$$\frac{\Delta I_D}{I_D} = S_K^{I_D} \left(\frac{\Delta K}{K}\right)$$

The purpose of this problem is to investigate the use of the sensitivity function in the design of the bias circuit of Fig. 6.48(e).

(a) Show that for V_t constant,

$$S_{K}^{I_{D}} = 1 \left/ \left(1 + 2\sqrt{KI_{D}}R_{S} \right) \right.$$

- (b) For a MOSFET having $K = 100 \,\mu \text{A/V}^2$ with a variability of $\pm 10\%$ and $V_t = 1$ V, find the value of R_s that would result in $I_p = 100 \,\mu\text{A}$ with a variability of $\pm 1\%$. Also, find V_{GS} and the required value of V_{SS} .
- (c) If the available supply $V_{SS} = 5$ V, find the value of R_S for $I_D = 100 \,\mu$ A. Evaluate the sensitivity function, and give the expected variability of I_D in this case.

D **6.91 The variability $(\Delta I_D/I_D)$ in the bias current I_D due to the variability $(\Delta V_t/V_t)$ in the threshold voltage V_t can be evaluated from

$$\frac{\Delta I_D}{I_D} = S_{V_t}^{I_D} \left(\frac{\Delta V_t}{V_t}\right)$$

where $S_{V_t}^{I_D}$, the sensitivity of I_D relative to V_t , is defined as

$$S_{V_t}^{I_D} = \frac{\partial I_D}{\partial V_t} \frac{V_t}{I_D}$$

(a) For the case of a MOSFET biased with a fixed V_{GS} , show that

$$S_{V_t}^{I_D} = -\frac{2V_t}{V_{OV}}$$

and find the variability in I_D for $V_t = 0.5$ V and $\Delta V_t/V_t =$ $\pm 5\%$. Let the MOSFET be biased at $V_{OV} = 0.25$ V.

(b) For the case of a MOSFET biased with a fixed gate voltage V_G and a resistance R_S included in the source lead, show that

$$S_{V_t}^{I_D} = -\frac{2V_t}{V_{OV} + 2I_D R_S}$$


For the same parameters given in (a), find the required value of $(I_D R_S)$ and V_G to limit $\Delta I_D/I_D$ to $\pm 5\%$. What value of R_S is needed if I_D is 100 μ A?

D 6.92 Using the feedback bias arrangement shown in Fig. 6.50 with a 5-V supply and an NMOS device for which $V_t = 1$ V and $k_n = 10$ mA/V², find R_D to establish a drain current of 0.2 mA.

51M 6.93 In the circuit of Fig. 6.50, let $R_G = 10 \text{ M}\Omega$, $R_D = 10 \text{ k}\Omega$, and $V_{DD} = 10 \text{ V}$. For each of the following two transistors, find the voltages V_D and V_G .

(a) $V_t = 1$ V and $k_n = 0.5$ mA/V² (b) $V_t = 2$ V and $k_n = 1.25$ mA/V²

D 6.94 Figure P6.94 shows a variation of the feedbackbias circuit of Fig. 6.50. Using a 5-V supply with an NMOS transistor for which $V_t = 0.8$ V, $k_n = 8$ mA/V², and $\lambda = 0$, provide a design that biases the transistor at $I_D = 1$ mA, with V_{DS} large enough to allow saturation operation for a 2-V negative signal swing at the drain. Use 22 M Ω as the largest resistor in the feedback-bias network. What values of R_D , R_{G1} , and R_{G2} have you chosen? Specify all resistors to two significant digits.





D 6.95 For the circuit in Fig. 6.51(a), neglect the base current I_B in comparison with the current in the voltage

divider. It is required to bias the transistor at $I_c = 1$ mA, which requires selecting R_{B1} and R_{B2} so that $V_{BE} = 0.710$ V. If $V_{CC} = 3$ V, what must the ratio R_{B1}/R_{B2} be? Now, if R_{B1} and R_{B2} are 1% resistors, that is, each can be in the range of 0.99 to 1.01 of its nominal value, what is the range obtained for V_{BE} ? What is the corresponding range of I_C ? If $R_C = 2$ k Ω , what is the range obtained for V_{CE} ? Comment on the efficacy of this biasing arrangement.

D 6.96 It is required to bias the transistor in the circuit of Fig. 6.51(b) at $I_c = 1$ mA. The transistor β is specified to be nominally 100, but it can fall in the range of 50 to 150. For $V_{cc} = +3$ V and $R_c = 2 \text{ k}\Omega$, find the required value of R_B to achieve $I_c = 1$ mA for the "nominal" transistor. What is the expected range for I_c and V_{CE} ? Comment on the efficacy of this bias design.

D 6.97 Consider the single-supply bias network shown in Fig. 6.52(a). Provide a design using a 9-V supply in which the supply voltage is equally split between R_C , V_{CE} , and R_E with a collector current of 0.6 mA. The transistor β is specified to have a minimum value of 90. Use a voltage-divider current of $I_E/10$, or slightly higher. Since a reasonable design should operate for the best transistors for which β is very high, do your initial design with $\beta = \infty$. Then choose suitable 5% resistors (see Appendix J), making the choice in a way that will result in a V_{BB} that is slightly higher than the ideal value. Specify the values you have chosen for R_E , R_C , R_1 , and R_2 . Now, find V_B , V_E , V_C , and I_C for your final design using $\beta = 90$.

D *6.98 It is required to design the bias circuit of Fig. 6.52 for a BJT whose nominal $\beta = 100$.

- (a) Find the largest ratio (R_B/R_E) that will guarantee I_E remains within $\pm 5\%$ of its nominal value for β as low as 50 and as high as 150.
- (b) If the resistance ratio found in (a) is used, find an expression for the voltage $V_{BB} \equiv V_{CC}R_2/(R_1 + R_2)$ that will result in a voltage drop of $V_{CC}/3$ across R_E .
- (c) For $V_{CC} = 5$ V, find the required values of R_1 , R_2 , and R_E to obtain $I_E = 0.5$ mA and to satisfy the requirement for stability of I_E in (a).
- (d) Find R_c so that $V_{CE} = 1.0$ V for β equal to its nominal value.

Check your design by evaluating the resulting range of I_E .

D *6.99 Utilizing ± 3 -V power supplies, it is required to design a version of the circuit in Fig. 6.53 in which the signal will be coupled to the emitter and thus R_B can be set to zero. Find values for R_E and R_C so that a dc emitter current of 0.4 mA is obtained and so that the gain is maximized while allowing ± 1 V of signal swing at the collector. If temperature increases from the nominal value of 25°C to 125°C, estimate the percentage change in collector bias current. In addition to the -2 mV/°C change in V_{BE} , assume that the transistor β changes over this temperature range from 50 to 150.

D *6.100 Consider the two-supply bias arrangement shown in Fig. 6.53 using ± 5 -V supplies. It is required to design the circuit so that $I_c = 0.5$ mA and V_c is placed 2 V above V_E .

- (a) For $\beta = \infty$, what values of R_E and R_C are required?
- (b) If the BJT is specified to have a minimum β of 50, find the largest value for R_B consistent with the need to limit the voltage drop across it to one-tenth the voltage drop across R_E .
- (c) What standard 5% resistor values (see Appendix J) would you use for R_B , R_E , and R_C ? In making your selection, use somewhat lower values in order to compensate for the low- β effects.
- (d) For the values you selected in (c), find I_c , V_B , V_E , and V_c for $\beta = \infty$ and for $\beta = 50$.

SIM D 6.101 Using a 3-V power supply, design a version of the circuit of Fig. 6.54 to provide a dc emitter current of 0.5 mA and to allow a ± 1 -V signal swing at the collector. The BJT has a nominal $\beta = 100$. Use standard 5% resistor values (see Appendix J). If the actual BJT used has $\beta = 50$, what emitter current is obtained? Also, what is the allowable signal swing at the collector? Repeat for $\beta = 150$.


D *6.102 (a) Using a 3-V power supply, design the feedback bias circuit of Fig. 6.54 to provide $I_c = 1$ mA and $V_c = V_{cc}/2$ for $\beta = 100$.

(b) Select standard 5% resistor values, and reevaluate V_c and I_c for $\beta = 100$.

(c) Find
$$V_c$$
 and I_c for $\beta = \infty$.

(d) To improve the situation that obtains when high- β transistors are used, we have to arrange for an additional current to flow through R_B . This can be achieved by connecting a resistor between base and emitter, as shown in Fig. P6.102.

Design this circuit for $\beta = 100$. Use a current through R_{B2} equal to the base current. Now, what values of V_c and I_c result with $\beta = \infty$?





D 6.103 A circuit that can provide a very large voltage gain for a high-resistance load is shown in Fig. P6.103. Find the values of *I* and R_B to bias the BJT at $I_C = 1$ mA and $V_C = 1.5$ V. Let $\beta = 100$.




Figure P6.103

6.104 The circuit in Fig. P6.104 provides a constant current I_o as long as the circuit to which the collector is connected maintains the BJT in the active mode. Show that

$$I_{O} = \alpha \frac{V_{CC} [R_{2}/(R_{1} + R_{2})] - V_{BE}}{R_{E} + (R_{1} || R_{2})/(\beta + 1)}$$

448 Chapter 6 Transistor Amplifiers





Figure P6.104

D *6.105 For the circuit in Fig. P6.105, assuming all transistors to be identical with β infinite, derive an expression for the output current I_o , and show that by selecting

$$R_1 = R_2$$

and keeping the current in each junction the same, the current I_{o} will be






which is independent of V_{BE} . What must the relationship of R_E to R_1 and R_2 be? For $V_{CC} = 10$ V and $V_{BE} = 0.7$ V, design

the circuit to obtain an output current of 0.5 mA. What is the lowest voltage that can be applied to the collector of Q_3 ?

D 6.106 For the circuit in Fig. P6.106 find the value of *R* that will result in
$$I_o \simeq 0.5$$
 mA. What is the largest voltage that can be applied to the collector? Assume $|V_{BE}| = 0.7$ V.






Section 6.5: Discrete-Circuit Amplifiers

6.107 Calculate the overall voltage gain G_v of a common-source amplifier for which $g_m = 3 \text{ mA/V}$, $r_o = 100 \text{ k}\Omega$, $R_D = 10 \text{ k}\Omega$, and $R_G = 10 \text{ M}\Omega$. The amplifier is fed from a signal source with a Thévenin resistance of 1 M Ω , and the amplifier output is coupled to a load resistance of 20 k Ω .

6.108 The NMOS transistor in the CS amplifier shown in Fig. P6.108 has $V_t = 0.7$ V and $V_A = 50$ V.

- (a) Neglecting the Early effect, verify that the MOSFET is operating in saturation with $I_D = 0.5$ mA and $V_{OV} = 0.3$ V. What must the MOSFET's k_n be? What is the dc voltage at the drain?
- (b) Find R_{in} and G_v .
- (c) If v_{sig} is a sinusoid with a peak amplitude \hat{v}_{sig} , find the maximum allowable value of \hat{v}_{sig} for which the transistor remains in saturation. What is the corresponding amplitude of the output voltage?
- (d) What is the value of resistance R_s that needs to be inserted in series with capacitor C_s in order to allow us to double the input signal \hat{v}_{sig} ? What output voltage now results?







SIM D *6.109 The PMOS transistor in the CS amplifier of Fig. P6.109 has $V_{ip} = -0.7$ V and a very large $|V_A|$.




Figure P6.109

- (a) Select a value for R_s to bias the transistor at $I_D = 0.3 \text{ mA}$ and $|V_{OV}| = 0.3 \text{ V}$. Assume v_{sig} to have a zero dc component.
- (b) Select a value for R_D that results in $G_v = -10$ V/V.
- (c) Find the largest sinusoid \hat{v}_{sig} that the amplifier can handle while remaining in the saturation region. What is the corresponding signal at the output?
- (d) If to obtain reasonably linear operation, \hat{v}_{sig} is limited to 50 mV, what value can R_D be increased to while

maintaining saturation-region operation? What is the new value of G_{v} ?

6.110 Figure P6.110 shows a scheme for coupling and amplifying a high-frequency pulse signal. The circuit utilizes two MOSFETs whose bias details are not shown and a 50- Ω coaxial cable. Transistor Q_1 operates as a CS amplifier and Q_2 as a CG amplifier. For proper operation, transistor Q_2 is required to present a 50- Ω resistance to the cable. This situation is known as "proper termination" of the cable and




Figure P6.110

ensures that there will be no signal reflection coming back on the cable. When the cable is properly terminated, its input resistance is 50 Ω . What must g_{m2} be? If Q_1 is biased at the same point as Q_2 , what is the amplitude of the current pulses in the drain of Q_1 ? What is the amplitude of the voltage pulses at the drain of Q_1 ? What value of R_D is required to provide 1-V pulses at the drain of Q_2 ?


*6.111

- (a) The NMOS transistor in the source-follower circuit of Fig. P6.111(a) has $g_m = 10 \text{ mA/V}$ and a large r_o . Find the open-circuit voltage gain and the output resistance.
- (b) The NMOS transistor in the common-gate amplifier of Fig. P6.111(b) has $g_m = 10 \text{ mA/V}$ and a large r_o . Find the input resistance and the voltage gain.
- $-0 v_{o1}$ $10 \ k\Omega$ (a) $5 k\Omega$ ∞ $2 k\Omega$ v_{i2} O $10 \text{ k}\Omega$ (b)

(c) If the output of the source follower in (a) is connected to the input of the common-gate amplifier in (b), use the results of (a) and (b) to obtain the overall voltage gain v_o/v_i.

D *6.112 The MOSFET in the circuit of Fig. P6.112 has $V_t = 0.8 \text{ V}, k_n = 5 \text{ mA/V}^2$, and $V_A = 40 \text{ V}.$

- (a) Find the values of R_s , R_D , and R_G so that $I_D = 0.4$ mA, the largest possible value for R_D is used while a maximum signal swing at the drain of ± 0.8 V is possible, and the input resistance at the gate is 10 M Ω . Neglect the Early effect.
- (b) Find the values of g_m and r_o at the bias point.
- (c) If terminal Z is grounded, terminal X is connected to a signal source having a resistance of 1 MΩ, and terminal Y is connected to a load resistance of 10 kΩ, find the voltage gain from signal source to load.
- (d) If terminal Y is grounded, find the voltage gain from X to Z with Z open-circuited. What is the output resistance of the source follower?
- (e) If terminal X is grounded and terminal Z is connected to a current source delivering a signal current of 50 μ A and having a resistance of 100 k Ω , find the voltage signal that can be measured at Y. For simplicity, neglect the effect of r_o .





D **6.113 The MOSFET in the amplifier circuit of Fig. P6.113 has $V_t = 0.6$ V and $k_n = 5$ mA/V². We shall



assume that V_A is sufficiently large so that we can ignore the Early effect. The input signal v_{sig} has a zero average.

- (a) It is required to bias the transistor to operate at an overdrive voltage $V_{OV} = 0.2$ V. What must the dc voltage at the drain be? Calculate the dc drain current I_D . What value must R_D have?
- (b) Calculate the value of g_m at the bias point.
- (c) Use the small-signal equivalent circuit of the amplifier to show that

$$\frac{v_o}{v_{\rm sig}} = \frac{1 + (R_2/R_1)}{1 + \frac{(1 + R_2/R_1)}{g_w R'_D}}$$

and

$$R_{\rm in} = \frac{1}{g_m} \left(1 + g_m R'_D \frac{R_1}{R_1 + R_2} \right)$$

where

$$R'_{D} = R_{D} \parallel (R_{1} + R_{2})$$

(d) Evaluate v_o / v_{sig} and R_{in} .




Figure P6.113


P.S. This feedback amplifier circuit and the gain formula should remind you of an op amp connected in the noninverting configuration. We shall study feedback formally in Chapter 10.

D **6.114 The MOSFET in the amplifier circuit of Fig. P6.114 has $V_t = 0.6$ V, $k_n = 5$ mA/V², and $V_A = 60$ V. The signal v_{sig} has a zero average.

- (a) It is required to bias the transistor to operate at an overdrive voltage $V_{OV} = 0.2$ V. What must the dc voltage at the drain be? Calculate the dc drain current I_D taking into account V_A . Now, what value must the drain resistance R_D have?
- (b) Calculate the values of g_m and r_o at the bias point established in (a).
- (c) Using the small-signal equivalent circuit of the amplifier, show that the voltage gain is given by

$$\frac{v_o}{v_{\text{sig}}} = -\frac{R_2/R_1}{1 + \frac{1 + R_2/R_1}{g_m(R_D \parallel r_o \parallel R_2)(1 - 1/g_m R_2)}}$$

and find the value of the gain.





P.S. This feedback amplifier and the gain expression should remind you of an op amp utilized in the inverting configuration. We shall study feedback formally in Chapter 10.

6.115 For the common-emitter amplifier shown in Fig. P6.115, let $V_{CC} = 15$ V, $R_1 = 27$ k Ω , $R_2 = 15$ k Ω , $R_E = 2.4$ k Ω , and $R_C = 3.9$ k Ω . The transistor has $\beta = 100$. Calculate the dc bias current I_C . If the amplifier operates between a source for which $R_{sig} = 2$ k Ω and a load of 2 k Ω , replace the transistor with its hybrid- π model, and find the values of R_{in} , and the overall voltage gain v_o/v_{sig} .




Figure P6.115

D 6.116 Using the topology of Fig. P6.115, design an amplifier to operate between a 2-k Ω source and a 2-k Ω load with a gain v_o/v_{sig} of -40 V/V. The power supply available is 15 V. Use an emitter current of approximately 2 mA and a current of about one-tenth of that in the voltage divider that feeds the base, with the dc voltage at the base about one-third of the supply. The transistor available has $\beta = 100$. Use standard 5% resistors (see Appendix J).

D 6.117 The CE amplifier circuit of Fig. P6.117 is biased with a constant-current source *I*. It is required to design the circuit (i.e., find values for *I*, R_B , and R_C) to meet the following specifications:

- (a) $R_{\rm in} \simeq 10 \text{ k}\Omega$.
- (b) The dc voltage drop across R_B is approximately 0.2 V.





Figure P6.117

(c) The open-circuit voltage gain from base to collector is the maximum possible, consistent with the requirement that the collector voltage never fall by more than approximately 0.4 V below the base voltage with the signal between base and emitter being as high as 5 mV.

Assume that v_{sig} is a sinusoidal source, the available supply $V_{CC} = 5$ V, and the transistor has $\beta = 100$. Use standard 5% resistance values, and specify the value of *I* to one significant digit. What base-to-collector open-circuit voltage gain does your design provide? If $R_{sig} = R_L = 20$ k Ω , what is the overall voltage gain?

D 6.118 In the circuit of Fig. P6.118, v_{sig} is a small sine-wave signal with zero average. The transistor β is 100.

- (a) Find the value of R_E to establish a dc emitter current of about 0.5 mA.
- (b) Find R_c to establish a dc collector voltage of about +0.5 V.
- (c) For $R_L = 10 \text{ k}\Omega$, draw the small-signal equivalent circuit of the amplifier and determine its overall voltage gain.





***6.119** The amplifier of Fig. P6.119 consists of two identical common-emitter amplifiers connected in cascade. Observe that the input resistance of the second stage, R_{in2} , constitutes the load resistance of the first stage.

CHAPTER




Figure P6.119

- (a) For V_{CC} = 15 V, R₁ = 100 kΩ, R₂ = 47 kΩ, R_E = 3.9 kΩ, R_C = 6.8 kΩ, and β = 100, determine the dc collector current and dc collector voltage of each transistor.
- (b) Draw the small-signal equivalent circuit of the entire amplifier and give the values of all its components.
- (c) Find R_{in1} and v_{b1}/v_{sig} for $R_{sig} = 5 \text{ k}\Omega$.
- (d) Find R_{in2} and v_{b2}/v_{b1} .
- (e) For $R_L = 2 \text{ k}\Omega$, find v_o/v_{b2} .
- (f) Find the overall voltage gain v_o/v_{sig} .

6.120 In the circuit of Fig. P6.120, the BJT is biased with a constant-current source, and v_{sig} is a small sine-wave signal.

Find R_{in} and the gain v_o/v_{sig} . Assume $\beta = 100$. If the amplitude of the signal v_{be} is to be limited to 5 mV, what is the largest signal at the input? What is the corresponding signal at the output?

*6.121 The BJT in the circuit of Fig. P6.121 has $\beta = 100$.

- (a) Find the dc collector current and the dc voltage at the collector.
- (b) Replacing the transistor by its T model, draw the small-signal equivalent circuit of the amplifier. Analyze the resulting circuit to determine the voltage gain v_o/v_i .




Figure P6.120

0.5 mA



6.122 For the emitter-follower circuit shown in Fig. P6.122, the BJT used is specified to have β values in the range of 50 to 200 (a distressing situation for the circuit designer).

For the two extreme values of β ($\beta = 50$ and $\beta = 200$), find:

- (a) I_E , V_E , and V_B
- (b) the input resistance R_{in}
- (c) the voltage gain v_o/v_{sig}




Figure P6.122

6.123 For the circuit in Fig. P6.123, find the input resistance $R_{\rm in}$ and the voltage gain $v_o/v_{\rm sig}$. Assume that the source provides a small signal $v_{\rm sig}$ and that $\beta = 100$.




Figure P6.123

****6.124** For the circuit in Fig. P6.124, called a **boot**-strapped follower:

- (a) Find the dc emitter current and g_m , r_e , and r_{π} . Use $\beta = 100$.
- (b) Replace the BJT with its T model (neglecting r_o), and analyze the circuit to determine the input resistance R_{in} and the voltage gain v_o/v_{sig} .
- (c) Repeat (b) for the case when capacitor C_B is open-circuited. Compare the results with those obtained in (b) to find the advantages of bootstrapping.




Figure P6.124

****6.125** For the follower circuit in Fig. P6.125, let transistor Q_1 have $\beta = 50$ and transistor Q_2 have $\beta = 100$, and neglect the effect of r_o . Use $V_{BE} = 0.7$ V.




Figure P6.125

CHAPTER 6

PROBLEMS

- (a) Find the dc emitter currents of Q_1 and Q_2 . Also, find the dc voltages V_{B1} and V_{B2} .
- (b) If a load resistance $R_L = 1 \ k\Omega$ is connected to the output terminal, find the voltage gain from the base to the emitter of Q_2 , v_o/v_{b2} , and find the input resistance R_{ib2} looking into the base of Q_2 . (*Hint:* Consider Q_2 as an emitter follower fed by a voltage v_{b2} at its base.)
- (c) Replacing Q_2 with its input resistance R_{ib2} found in (b), analyze the circuit of emitter follower Q_1 to determine its input resistance R_{in} , and the gain from its base to its emitter, v_{e1}/v_{b1} .
- (d) If the circuit is fed with a source having a 100-k Ω resistance, find the transmission to the base of Q_1 , v_{b1}/v_{sig} .
- (e) Find the overall voltage gain v_o/v_{sig} .

SIM = Multisim/PSpice; * = difficult problem; ** = more difficult; *** = very challenging; D = design problem

oxforduniversity

PART II

Integrated-Circuit Amplifiers

CHAPTER 7 BUILDING BLOCKS OF INTEGRATED-CIRCUIT AMPLIFIERS 459

CHAPTER 8
DIFFERENTIAL AND MULTISTAGE AMPLIFIERS 535

CHAPTER 9 FREQUENCY RESPONSE 625

CHAPTER 10 FEEDBACK 725 aving studied the MOSFET and the BJT and become familiar with their basic circuit applications, we are now ready to consider their use in the design of practical amplifier circuits that can be fabricated in integrated-circuit (IC) form. Part II is devoted to this rich subject. Its four chapters constitute a coherent treatment of IC amplifier design and can thus serve as a second course in electronic circuits.

Beginning with a brief introduction to the philosophy of IC design, Chapter 7 presents the basic circuit building blocks that are utilized in the design of IC amplifiers. However, the most important building block of all, the differential-pair configuration, is deferred to Chapter 8, where it is the main topic. Chapter 8 also considers the design of amplifiers that require a number of cascaded stages.

As mentioned at various points in Part I, amplifiers have finite bandwidths. Chapter 9 is devoted to the frequency-response analysis of amplifiers; it provides a comprehensive study of the mechanisms that limit the bandwidth and the tools and methods that are utilized to estimate it for a wide variety of amplifier circuit configurations. While the study of the first half or so of Chapter 9 is essential, some of its later sections can be postponed until a later point in the course or even to subsequent courses.

An essential tool in amplifier design is the judicious use of feedback. Chapter 10 deals with this exceedingly important subject. A thorough understanding of feedback concepts, insight into feedback configurations, and proficiency in the use of the feedback-analysis method are invaluable to the serious circuit designer.

Throughout Part II, MOSFET and BJT circuits are treated side by side. Because over 90% of ICs today employ the MOSFET, its circuits are presented first. Nevertheless, BJT circuits are presented with equal depth, although sometimes somewhat more briefly. In this regard, we draw the reader's attention to Appendix G (on the website with Table G.3 in the printed book), which presents a valuable compilation of the properties of transistors of both types, allowing interesting comparisons to be made. As well, typical device parameter values are provided in Appendix K for a number of CMOS and bipolar fabrication process technologies.